Design solutions to enhance performance and reliability of high-power Class-D audio amplifiers

Publisher:painterLatest update time:2011-01-21 Reading articles on mobile phones Scan QR code
Read articles on your mobile phone anytime, anywhere

Green energy standards, lower costs, and the need for higher audio fidelity are driving the use of Class D amplifiers in high-power audio. Traditional analog implementations (such as Class AB topology) are complex and inefficient, but have dominated the high-end audio market due to their high-fidelity performance for audio. Class D systems are simpler to design, more efficient, and offer high-fidelity capabilities comparable to analog amplifiers, and are rapidly closing the gap in the high-end audio market.

A typical Class D audio system first converts the analog audio input signal into a digital PWM signal, performs power amplification in the digital domain, and then converts the digital signal into an analog audio signal for output. As shown in Figure 1, the input audio signal is sent to a pulse width modulator (PWM), which consists of an operational amplifier and a comparator. The modulator digitizes the audio by generating a modulated duty cycle signal that is proportional to the instantaneous value of the audio input signal.

Figure 1: Basic block diagram of a Class D amplifier

The PWM signal is appropriately level-shifted and sent to the gate driver, which controls a two-state power circuit consisting of MOSFETs (M1 and M2). The amplified signal then passes through an output filter (eliminating the PWM carrier frequency), and ultimately only the amplified analog audio signal drives the speaker. External loop filtering is performed by feeding the filter input signal back to the error amplifier input, reducing distortion and noise, further improving audio output fidelity.

Class D Amplifier Design

effect

Traditional analog power amplifiers rely on linear amplification circuits, which are prone to high power losses. In contrast, Class D amplifiers can achieve power efficiencies of 90% or more (depending on the design). This high efficiency benefit is inherent in Class D amplifier technology, where the amplification mechanism uses binary switches (usually power MOSFETs). These switches are either fully on or fully off, with only a small amount of time spent in state transitions. The discrete switching action and low MOSFET on-resistance reduce I2R losses and improve efficiency. However, in practice, the switch transition time (dead time) must be long enough to avoid a sharp drop in efficiency when both switches are running simultaneously.

High Fidelity

Audio fidelity can be defined as the integrity of sound after reproduction. For audio systems, fidelity has always been synonymous with sound quality. At the same time, other indicators are also used to measure fidelity, and the measurement of some indicators is particularly challenging for designers. The two most challenging indicators are: total harmonic distortion (THD) and noise (N), collectively referred to as THD+N.

THD is an accurate measurement of an audio system, much like hi-fi itself. Errors in the reproduced signal come from harmonics of the input frequency produced by other components, which are noticeably different from the pure output signal. THD is the ratio of all unwanted harmonic frequency energy to the fundamental input frequency energy, typically measured at half power for a given system. THD performance is typically less than 0.1% for most non-hi-fi audio applications, with discerning listeners often requiring THD levels as low as 0.05% or even lower.

The output noise level is a measure of the noise floor level of the amplifier output with no signal input. For most speakers, a noise floor of 100-500uV is inaudible at a normal listening distance, and a noise floor of 1mV is too loud, so THD+N is a good indicator of the audio fidelity of the amplifier.

Class D Driver ICs: Features and Benefits

Programmable dead time

The dead time of a Class D amplifier (i.e., the period of time when both switches are off) directly affects efficiency and THD. A dead time that is too short will cause shoot-through current and reduce efficiency, while a dead time that is too long will increase THD, which will adversely affect audio fidelity.

Dead time must be set precisely to find the "sweet spot" that optimizes both power efficiency and THD. Today's typical high voltage audio drivers have imprecise, overlapping dead time settings (i.e., 1/n delay values). As a result, most designers choose to handle dead time with discrete components, which is both expensive and time consuming. A simple and economical solution is to integrate a gate driver with a high-precision dead time generator.

Figure 2

Level conversion

Implementing a dual-state Class D amplifier can be challenging due to the input level shifting requirements. In high power Class D amplifiers, it is best to provide a high voltage supply rail (±VSS) for the power MOSFET stage. In a practical Class D amplifier design, ±100Vdc voltages can produce up to 600W of audio power into an 8Ω load.

Most existing high voltage IC (HVIC) Class D drivers lack the ability to convert the low voltage modulation section to the high voltage supply section. Drivers that can provide level shifting have other deficiencies that make them less than ideal for Class D operation (e.g., the driver output ground terminal uses a negative voltage rail, requiring the input drive signal to be level shifted to the negative supply). Adding this functionality through discrete components is costly, difficult to design, and takes up a lot of space, so a level shifting solution with a high voltage bipolar supply interface is a significant advantage for Class D designs.

Typically, most driver solutions do not provide input-output isolation, nor isolation between drivers, so additional components are required to provide a level conversion mechanism.

Figure 3: Level translation required to interface between a low voltage digital modulator and a high voltage bipolar output supply

Reliability and noise suppression

Typical existing gate driver ICs are prone to latch-up on high voltage transients of 20V/ns or greater and typically have no suppression of high slew rate transient noise that couples from the power stage feedback to the precision digital inputs. This lack of noise suppression is a major disadvantage when trying to achieve the best audio fidelity while keeping the noise floor as low as possible.

High frequency operation

One of the best features of a Class D gate driver is the ability to operate at high switching frequencies with minimal propagation delay. These features allow the total loop delay in the feedback path to be very low, resulting in the best possible noise performance. Operating at a higher frequency also increases the "loop gain," improving the amplifier's distortion performance. Most existing HVIC drivers only support modulation frequencies up to 1MHz.

Integration

In today's competitive global market, a solution that integrates all of these features will provide Class D amplifier designers with great benefits, allowing them to get their products to market sooner by reducing design time, component count, insertion cost, and lower reliability due to higher device count.

summary

The characteristics of Class D amplifiers far exceed those of traditional analog amplifiers, including lower THD, smaller board space, higher power efficiency, and lower BOM cost. Highly integrated gate driver ICs have a significant positive effect on system architecture and audio performance. Silicon Labs' Si8241/8244 audio driver is the first high-power Class D amplifier solution to integrate all features into a single IC package. The advantages of these gate drivers include: high-precision dead time setting for lowest THD and best power efficiency; no need to increase the number of complex designs and components for input signal level conversion; isolated output drivers to simplify the implementation of dual-state switches; and high suppression of transient power supplies.

Reference address:Design solutions to enhance performance and reliability of high-power Class-D audio amplifiers

Previous article:125W Class D Subwoofer Power Amplifier Circuit Design
Next article:Design of a Fully Differential Operational Amplifier in 0.6μm CMOS Technology

Recommended ReadingLatest update time:2024-11-16 17:54

Cascading of Boost PWM DC/DC Converters
After combining the two Boost circuits, a single switch Boost cascade circuit can be realized, and its evolution process is shown in the figure. During the evolution process, the diode D1 is introduced to block the invalid energy release loop of the inductor Dang during the switch tube Dang off period. The second-st
[Power Management]
Cascading of Boost PWM DC/DC Converters
High-precision PWM wave generator with duty cycle digitally set in the range of 1% to 99%
High-precision PWM wave generation circuit that can digitally set the duty cycle in the range of 1% to 99% Function of the circuit The most commonly used method for generating PWM waves is to use a voltage comparator to compare the signal to be modulated with a linear triangle wave.
[Analog Electronics]
High-precision PWM wave generator with duty cycle digitally set in the range of 1% to 99%
pic16f1937 standard PWM
Use CCP1 and CCP4 of PIC16F1937 to generate two PWM channels, and the clock source is provided by TIME2 The following is a sample program: #include pic.h #define uint8 unsigned char #define uint16 unsigned int __CONFIG(FOSC_INTOSC&WDTE_OFF&PWRTE_OFF&MCLRE_ON&CP_OFF          &BOREN_OFF&CLKOUTEN_OFF&IESO_OFF&FCME
[Microcontroller]
STM32 dynamically changes PWM wave frequency and duty cycle
STM32 PWM wave dynamic frequency modulation and duty cycle adjustment Take TIM3_CH1 as an example (1) Working principle of timer The time base unit of the timer consists of three parts: ① automatic loading register (TIMx_ARR), ② prescaler register (TIMx_PSC), ③ counter register (TIMx_CNT). Set the automatic loading
[Microcontroller]
STM32 dynamically changes PWM wave frequency and duty cycle
51 MCU PWM temperature control fan source code
The 51 series MCU code is as follows: #include reg52.h //Call the MCU header file #define uchar unsigned char //unsigned character macro definition variable range 0~255 #define uint unsigned int //Unsigned integer macro definition variable range 0~65535 //Digital tube segment selection definition 0 1 2 3 4 5 6 7 8 9
[Microcontroller]
MC9S12G128 PWM
/***************************************************************** ** Program name: MC9S12G128 PWM ** Parameters: None ** Function: Initialize G128PWM, frequency, 16KHz, duty cycle 50%   ** Note: The bus clock needs to be overclocked to 32MHz ** Author: Zhao Lulu ** Version: v1.0 ** Date: 2012.5.11    ***************
[Microcontroller]
Using AT89S2051 Single Chip Microcomputer to Realize PWM Output Control
 PWM (Pulse Width Modulation) is a pulse width modulation technology. The required waveform (including shape and amplitude) is obtained by modulating the pulse width.   PWM is also a commonly used analog output method for single-chip microcomputers. Through an external conversion circuit, pulses with different duty cy
[Microcontroller]
ATmega128 MCU PWM Design
Pulse Width Modulation (PWM) is a very effective technique for controlling analog circuits using the digital output of a microprocessor. PWM is a method of digitally encoding the level of an analog signal. Through the use of a high-resolution counter, the duty cycle of a square wave is modulated to encode the level of
[Microcontroller]
Latest Analog Electronics Articles
Change More Related Popular Components

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号