Improve input bias accuracy with rail-to-rail amplifiers using integrated charge pumps

Publisher:自由探索者Latest update time:2010-11-18 Source: Intersil公司 Reading articles on mobile phones Scan QR code
Read articles on your mobile phone anytime, anywhere

In today's electronic systems, negative power supplies are disappearing and positive power supply voltages are decreasing. This trend has made rail-to-rail amplifiers increasingly popular. Although the power supply voltage is constantly changing, the signal level usually remains the same. For example, the standard video signal is 2V. When the power supply voltage is reduced to 2V, the amplifier/buffer must operate linearly and accurately over the entire 2V voltage range. This article will focus on the development of the input stage of rail-to-rail amplifiers and discuss in detail the input enhancement circuits that overcome the shortcomings of rail-to-rail amplifiers.

For simplicity, our discussion is limited to MOSFET amplifiers. Figure 1 shows the input stage of a basic op amp. A pair of transistors, called a differential pair, is located on top of the current source to accommodate differential inputs. Although this topology can provide differential gain and reject common-mode signals, its limitation lies in its operating range. Under the condition of a single 3V supply, the input voltage range is 0~1.5V. If the input voltage is higher than 1.5V, the current source will be forced out of saturation. Once the current source leaves the saturation region, the gain will be distorted.

Figure 1: Basic op amp input stage.
Figure 1: Basic op amp input stage.

For example, for current sensing or voltage sensing applications (such as EKG), the quality of the design is directly related to the signal voltage range that can be handled. The standard rail-to-rail op amp topology can meet this challenge. This topology has two input stages (as shown in Figure 2). When the input voltage is close to the low voltage rail, the PMOS transistor pair amplifies the signal. Conversely, the NMOS differential pair amplifies the input signal close to the upper voltage rail. In this way, the input voltage range can be the entire power supply voltage range. The most obvious trade-off for this improvement in input voltage range is the need for additional power supplies to bias the complementary differential pair.

Figure 2: Dual input stage with rail-to-rail operation.
Figure 2: Dual input stage with rail-to-rail operation.

There is a less obvious tradeoff with bias voltage relative to input bias voltage. The bias of the NMOS pair does not have to match the bias of the PMOS pair - the bias is reversed when it occurs. There is a switch from one pair to the other near the middle of the supply voltage. During the switch, the bias voltage is the average of the bias voltages of each pair. This results in a staircase characteristic (as shown in Figure 3). To provide more insight, the bias voltage is plotted against temperature. The PMOS input pair activated with a low common-mode input voltage exhibits a wide range of bias voltages versus temperature. The variation in the NMOS pair results in the distribution on the right side of the figure for high common-mode input voltages.

Figure 3: Input bias voltage relative to input common-mode voltage.
Figure 3: Input bias voltage relative to input common-mode voltage.

As mentioned earlier, in sensing applications such as EKG, any change in bias voltage will affect the accuracy of the system. The signal must first be amplified to a level far above the bias voltage to utilize a rail-to-rail amplifier like the topology shown in Figure 2.

In applications where high accuracy and low power are required, a new type of rail-to-rail amplifier is needed. The goal is to obtain a full range of input voltages without crossover bias voltage distortion, which occurs during switching in a dual differential design. Let's return to the single differential design. The input range of the topology shown in Figure 1 does not support full range input operation. A portion of the input range is reserved for biasing the current source in the saturation region. Can the current source be biased in a way that allows the input to cross between the supply rails? Input range enhancement circuitry is included in op amps such as the EL8178 to adjust the internal bias provided to the current source. Figure 4 shows this innovative topology. In the enhancement circuit is a charge pump. Although charge pumps often cause noise problems, the charge pump operates at a frequency far beyond the bandwidth of the amplifier. Therefore, the noise performance of the amplifier is not significantly changed.

Figure 4: Rail-to-rail input stage with input range enhancement circuit
Figure 4: Rail-to-rail input stage with input range enhancement circuit

In addition, we must reconsider the issue of bias voltage. Figure 5 achieves the goal of maintaining bias voltage. The input range enhancement circuit allows a single op amp pair to provide rail-to-rail operation without the need for an additional complementary differential pair. The bias voltage is completely determined by the mismatch of only one set of transistors, so there is no crossover region. Careful layout and trimming can ensure that the input reference bias voltage is less than 100V.

Figure 5: Enhanced input rail-to-rail level input bias voltage relative to input common-mode voltage.
Figure 5: Enhanced input rail-to-rail level input bias voltage relative to input common-mode voltage.

So far, our discussion has been limited to MOSFET implementations. Bipolar technology can also benefit from this configuration. In addition to improving the bias voltage, the bipolar implementation can also show similar improvements in input bias current. The input bias current is only provided to one matched differential pair, rather than two differential pairs with a crossover region.

This is the evolution of the rail-to-rail amplifier. The basic input stage consisting of a single differential pair does not allow the full range of input voltages. The dual differential pair extends the input voltage range to the supply voltage, but the bias voltage (and bias current in the BJT) has nonlinearity due to the switching between the two pairs. The third solution includes an internal enhancement circuit to adjust the current source bias of the single differential pair to achieve rail-to-rail operation under the condition of continuous bias voltage. Table 1 summarizes the performance of the three example op amps. The final version, the EL8178, provides the specifications required for low-power, high-resolution systems such as portable EKG machines.

Table 1: Performance characteristics of op amps with three different input stages.
Table 1: Performance characteristics of op amps with three different input stages.

Reference address:Improve input bias accuracy with rail-to-rail amplifiers using integrated charge pumps

Previous article:Power Amplifier Design Based on Small Signal S Parameters
Next article:Design of power amplifier for power carrier output

Recommended ReadingLatest update time:2024-11-17 00:54

SGT MOSFET capacity at full capacity after receiving IDM transfer to 6-inch wafer fab
Industry insiders revealed that Taiwan's 6-inch wafer foundries such as Mosel Semiconductor, Nuvoton Technology, and Epistar are expected to remain fully loaded at least in the first half of this year to meet strong demand for SGT (split-gate trench) MOSFETs in IT applications and automotive diodes for power systems.
[Mobile phone portable]
Simulation of the world: parallel current sharing characteristics of SiC MOSFET single tube
Preface Infineon has released a lot of technical information on the parallel connection of SiC MOSFET to help you better understand and apply it. This article will use the device SPICE model and Simetrix simulation environment to analyze the current sharing characteristics of SiC MOSFET single tubes under parallel
[Power Management]
Simulation of the world: parallel current sharing characteristics of SiC MOSFET single tube
Understanding Power MOSFET Current
Usually, the first page of the data sheet of a power MOSFET lists the rated values ​​of the continuous drain current ID, pulse drain current IDM, and avalanche current IAV. Many electronic engineers are often confused about the definition of these current values, how they affect the system in the actual design proce
[Power Management]
Understanding Power MOSFET Current
Development of laser external trigger system based on power MOSFET
In order to promote the development of microwave power synthesis technology, it is necessary to carry out key technology research on multi-channel synchronous output pulse power source switch to achieve accurate synchronization of electron beams (synchronization jitter ≤ 10 ns), good consistency of source output wav
[Power Management]
Development of laser external trigger system based on power MOSFET
A brief discussion on the application of MOSFET B2M065120H in new energy vehicle motor controller
The motor controller of new energy vehicles is the brain that controls the core power of new energy vehicles, and the core power system of new energy vehicles is the IGBT semiconductor power device made of silicon raw materials on the motor controller. However, due to material limitations, traditional silicon-based
[Embedded]
A brief discussion on the application of MOSFET B2M065120H in new energy vehicle motor controller
MOSFET avalanche energy and device thermal performance and working state related performance
In the data sheet of power MOSFET, there are usually parameters such as single pulse avalanche energy EAS, avalanche current IAR, repetitive pulse avalanche energy EAR, etc. However, many electronic engineers rarely consider the relationship between these parameters and the application of the power system in the pro
[Power Management]
Latest Analog Electronics Articles
Change More Related Popular Components

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号