A/D Converter Testing Techniques and Finding Missing Codes in ADCs

Publisher:RadiantWhisperLatest update time:2011-11-22 Keywords:A/D Reading articles on mobile phones Scan QR code
Read articles on your mobile phone anytime, anywhere

A/D Converter Testing Techniques and Finding Missing Codes in ADCs

The quantization noise, dropped bits, harmonic distortion, and other nonlinear distortion characteristics of an A/D converter can be determined by analyzing the spectral components of the converter output.

It is not difficult to determine the degradation of converter performance caused by the above nonlinear characteristics, because these are manifested as some spurious spectral components in the output noise of the A/D converter and the increase of background noise. The traditional measurement method is to add an analog sinusoidal voltage to the input of the A/D converter and then measure the spectrum of the converter's digitized time domain output samples.

FFT can be used to calculate the spectrum of the A/D converter output samples, but in order to improve the sensitivity of the spectrum measurement, the FFT spectrum leakage must be minimized. However, for high-performance A/D converter testing, traditional time domain windowing cannot sufficiently reduce FFT leakage.

The trick to solving FFT leakage is to use an analog sinusoidal input voltage with a frequency that is an integer multiple of the A/D converter clock frequency, as shown in Figure 1(a). This frequency is mfs/N, where m is an integer, fs is the clock frequency (sampling rate), and N is the number of FFT points. When the analog input to an ideal A/D converter is an 8-cycle sampled sine wave from the N = 128 converter output, x(n) in Figure 1(a) is its time domain output.

Figure 1: When the input is a simulated 8fs/128 Hz sinusoid, the analog input to an ideal A/D converter is: (a) output time domain samples; (b) amplitude in dB.
Figure 1: When the input is a simulated 8fs/128 Hz sinusoid, the analog input to an ideal A/D converter is: (a) output time domain samples; (b) amplitude in dB.

In this example, the input frequency is normalized to the sampling rate fs, which is 8fs/128 Hz. mfs/N defines the analysis frequency, or bin center, of the discrete Fourier transform (DFT). A DFT input sinusoid with a frequency at the bin center will not cause spectral leakage.

In Figure 1(b), the first half of the 128-point FFT of x(n) is plotted on a logarithmic scale. The input frequency is exactly in the center of the frequency bin m = 8, and FFT leakage is effectively reduced. In particular, if the sampling rate is 1 MHz, the analog input frequency to the A/D must be exactly 8(106/128) = 62.5 kHz.

To achieve this, it is necessary to ensure that the analog test signal source is precisely synchronized with the A/D converter clock frequency fs Hz. This is why the A/D converter test process is called coherent sampling.

That is, the analog signal generator and the A/D clock generator that provides fs cannot drift in frequency with respect to each other and must remain coherent (note that from a semantic point of view, quadrature sampling is sometimes referred to as coherent sampling, but quadrature sampling has nothing to do with the A/D converter test process here).

As expected, some values ​​of m are more favorable than others. Note in Figure 1(a) that when m=8, the A/D converter outputs only 9 different amplitude values. These values ​​repeat over and over again. As shown in Figure 2 above, when n=7, there are many more than 9 different A/D output values.

Figure 2: 7-cycle sinusoidal A/D converter output.
Figure 2: 7-cycle sinusoidal A/D converter output.

Choose m to be an odd prime number

Since it is best to test as many A/D output binary words as possible while keeping the quantization noise sufficiently random, users of the A/D test solution discovered another trick. They found that the repetition of the A/D output words can be minimized when m is chosen to be an odd prime number (3, 5, 7, 11).

Figure 3(a) below shows an extreme example of a nonlinear A/D converter operation, with several discrete outputs dropping the sampled bits into the time domain x(n) with m = 8. Figure 3(b) provides the FFT of this distorted x(n), and when compared to Figure 1(b), it can be seen that the noise floor has increased, due to the nonlinearity of the A/D converter.

Figure 3: Non-ideal A/D converter output showing several missing bits: (a) time samples; (b) spectral amplitude (in dB).
Figure 3: Non-ideal A/D converter output showing several missing bits: (a) time samples; (b) spectral amplitude (in dB).

The quantization noise level of a real A/D converter should be higher than the result measured in Figure 3(b) above. This is because the FFT-related processing gain raises the high-level m=8 spectral component in the background noise.

Therefore, if this A/D test technique is used, the FFT processing gain of 10log10(N/2) shown in Figure 3(b) must be calculated.

In order to fully characterize the dynamic performance of the A/D converter, this test needs to be performed at many different frequencies and amplitudes. Of course, the analog sinusoidal signal applied to the A/D converter must be as pure as possible. Any inherent distortion in the analog signal will show up in the final FFT output and cause A/D nonlinearity problems.

The key is that any input frequency must be mfs/N. Here m is less than N/2 in order to meet the Nyquist sampling criterion, fully utilizing the processing power of the FFT while minimizing frequency leakage.

To quantify the intermodulation distortion of a converter, two analog signals are usually added to the input of the A/D. The intermodulation distortion in turn characterizes the dynamic range of the converter. In this case, both input signals must meet the mfs/N limit. The test configuration is shown in Figure 4.

Figure 4: A/D converter hardware test configuration.
Figure 4: A/D converter hardware test configuration.

When using a low-pass filter (BPF) to improve the purity of the output signal of a sine wave source, caution should be exercised and fixed attenuators (pads) with small attenuation should be used to prevent the two signal sources from interfering with each other. (A 3-dB attenuator is recommended).

A power combiner is usually the reverse application of an analog power divider, and the output of the A/D clock signal generator is also a square wave. The dotted line in Figure 4 above shows that all three signal sources are locked to the same reference frequency source.

Detecting missing code

One problem that affects A/D converters is missing codes. This problem occurs when the converter fails to output a specific binary word (a code). Imagine driving an 8-bit converter with an analog sine wave. The output binary word should be 00100001 (decimal 33), but the actual output is 00100000 (decimal 32), as shown in Figure 5.

Figure 5: Time domain plot of the missing codes of binary 0010001, decimal 33, for an 8-bit converter.
Figure 5: Time domain plot of the missing codes of binary 0010001, decimal 33, for an 8-bit converter.

The binary word representing decimal 33 is a missing code. This tiny nonlinearity is difficult to detect by testing time domain sampling or performing spectrum analysis. Fortunately, there is a simple and reliable way to detect the missing code using histogram analysis.

The statistical histogram analysis test technique simply involves collecting many A/D converter output samples and plotting the number of occurrences of these samples versus their values.

In this statistical histogram, any missing code (such as the missing 33 above) will be displayed as a zero value. In other words, the probability of this binary code representing decimal 33 appearing is zero.

Keywords:A/D Reference address:A/D Converter Testing Techniques and Finding Missing Codes in ADCs

Previous article:Using clock margining techniques to achieve system boundary stability and early failure
Next article:Beyond “Derating”: Reliability Concepts Worthy of Reference for Modern Engineers

Recommended ReadingLatest update time:2024-11-16 19:31

Application of Programmable Logic Devices in High Accuracy A/D Converters
1 Introduction   Programmable logic device (PLD) is a new generation of digital system logic device popular in the world today. It is mainly a two-level "AND-OR" structure device. In addition to high speed and high integration performance, its biggest feature is that users can define its logic function. Therefore, P
[Analog Electronics]
Application of Programmable Logic Devices in High Accuracy A/D Converters
Inexpensive Isolated High-Precision D/A Converter
    Abstract: Introducing the design method of an isolated high-precision D/A converter: PWM is generated by the microcontroller 89C52, and through photoelectric isolation and a double RC circuit, the digital signal is converted into a DC voltage signal, and then passed through a voltage/current conversion circuit (V
[Analog Electronics]
STM32 study notes ADC conversion
1. ADC Introduction STM32F103 has at least 2 AD analog-to-digital converters, each ADC has 18 channels, and can measure 16 external and 2 internal analog quantities. The maximum conversion frequency is 1Mhz, which means the conversion time is 1us (when ADCCLK = 14Mhz, the sampling period is 1.5 clock cycles). If the m
[Microcontroller]
STM32 study notes ADC conversion
Design of A/D Digital Voltage Meter Based on Single Chip Microcomputer
working principle: ADDA/ADDB/ADDC inputs a 3-bit address and sets ALE=1 to store the address in the address latch ALE: Address latch enable signal access terminal, when high level, allows the value of CBA to be changed, when low level, it is locked to prevent switching channels during A/D conversion. The address is
[Microcontroller]
Design of A/D Digital Voltage Meter Based on Single Chip Microcomputer
About the problem of STM8S ADC pin being multiplexed with other functions
I have previously written a short article about the STM8S chip GPIO pin being unable to return to the GPIO state after multiplexing the AD function, introducing the problem caused by the relevant Schmitt trigger not switching in time when the ADC of the STM8S chip is applied. The general content is that a certain GPIO
[Microcontroller]
About the problem of STM8S ADC pin being multiplexed with other functions
New opportunities for domestic automotive-grade ADCs in the era of electric vehicles
When the entire semiconductor industry was in a downturn, the booming electric vehicle industry brought a surge in market demand for automotive chips . The automotive market has high requirements for chips. In the past, domestic manufacturers rarely touched on the high market threshold and chip
[Automotive Electronics]
Summary of multi-channel sampling debugging using HAL library ADC conversion DMA mode for STM32F
1. In regular mode, the data width of the user memory buffer needs to be consistent with the data width set by DMA, as follows: typedef struct rt_device_hwadc  {  struct rt_device parent;  const struct rt_hwadc_ops *ops;  uint8_t flag_adc_convert_complete;  __IO uint16_t adc_converted_value ; }rt_device_hwadc_t;    
[Microcontroller]
ADC Driver Based on the Multifunctional Dual-Channel Difference Amplifier AD8270
Introduction Discrete difference amplifiers with op amps and external gain-setting resistors have mediocre accuracy and significant temperature drift. Using 1%, 100ppm/°C standard resistors, an initial gain error of up to 2% can vary by up to 200ppm/°C, and the monolithic resistor networks typi
[Industrial Control]
ADC Driver Based on the Multifunctional Dual-Channel Difference Amplifier AD8270
Latest Analog Electronics Articles
Change More Related Popular Components

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号