ATmega88 watchdog reset

Publisher:trendsetter10Latest update time:2022-01-13 Source: eefocusKeywords:ATmega88 Reading articles on mobile phones Scan QR code
Read articles on your mobile phone anytime, anywhere

When the watchdog timer overflows, a reset pulse with a duration of 1 CK cycle will be generated. At the falling edge of the pulse, the delay timer starts counting tTOUT. Please refer to P44 for the specific operation of the watchdog timer.

Watchdog reset occurs during ATmega88 operation


Keywords:ATmega88 Reference address:ATmega88 watchdog reset

Previous article:ATmega88 control and status register MCUCSR
Next article:ATmega88 power failure detection

Latest Microcontroller Articles
Change More Related Popular Components

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号