STM32 NVIC interrupt priority grouping description

Publisher:快乐飞翔Latest update time:2018-05-30 Source: eefocusKeywords:STM32 Reading articles on mobile phones Scan QR code
Read articles on your mobile phone anytime, anywhere

There are only 60 maskable interrupts in the STM32F103 series (68 in the 107 series). 
Interrupt management method 
First, group the STM32 interrupts into groups 0 to 4. At the same time, set a preemption priority and a response priority value for each interrupt. 
The group configuration is configured in register SCB->AIRCR: 
Write the picture description here

  1. A high-priority preemption priority can interrupt an ongoing low-priority preemption interrupt.

  2. Preempt interrupts with the same priority level. Interrupts with higher priority levels cannot interrupt interrupts with lower priority levels.

  3. Preempt interrupts with the same priority. When two interrupts occur at the same time, the one with a higher response priority will be executed first.

  4. If the preemption priority and response priority of two interrupts are the same, the interrupt that occurs first will be executed first.


Keywords:STM32 Reference address:STM32 NVIC interrupt priority grouping description

Previous article:Understanding and use of STM32 interrupt priorities
Next article:STM32 interrupt priority--learning experience

Latest Microcontroller Articles
Change More Related Popular Components

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号