ARM CPU register organization

Publisher:风清扬yxLatest update time:2017-02-18 Source: eefocusKeywords:ARM  CPU Reading articles on mobile phones Scan QR code
Read articles on your mobile phone anytime, anywhere

ARM CPU provides 16 general registers and one status register (CPSR) for user mode, and also provides a backup status register (SPSR) between different modes. For some conventions of software and hardware, the following three registers have different meanings, so please pay attention when using them:

  • R13 is used as stack pointer (SP) that holds the current stack address(堆栈指针)

  • R14 is used as link register (LR) that saves return address for the BL and BLX instruction(链接寄存器)

  • R15 is used as program counter (PC) that points to the executed instruction

ARM provides shadow registers when switching between different CPU operating modes. These shadow registers can shorten the interrupt latency to improve performance. The distribution of these registers is shown in the following figure:




Keywords:ARM  CPU Reference address:ARM CPU register organization

Previous article:The role of [WEAK] in Keil-MDK
Next article:ARM instruction condition codes

Latest Microcontroller Articles
Change More Related Popular Components

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号