FPGA Design of Traffic Light Control Circuit

Publisher:创新之梦Latest update time:2012-01-07 Reading articles on mobile phones Scan QR code
Read articles on your mobile phone anytime, anywhere

1 Introduction

With the continuous increase in the number of motor vehicles in society, especially in cities, the traffic control of vehicles is becoming more and more important in the daily operation control of modern cities. At crossroads, more and more traffic lights are used for traffic command and management. This paper uses VHDL hardware description language as a design method to complete the development of traffic light control circuit. The purpose of the development of traffic light control circuit is to design a control system for red, yellow and green traffic lights suitable for crossroads of main and branch roads. By reasonably designing the system function, the conversion of red, yellow and green lights has an accurate time interval and conversion sequence. Of course, this requires an automatic and safe system to control the conversion of red, yellow and green lights. The designed traffic light control circuit is simulated in QuartusII 5.0 software, its waveform is observed, and the program is downloaded to the target FPGA device for hardware debugging and verification, which proves that the designed traffic light control circuit can fully realize the predetermined function and has certain practicality.

2 System Design Requirements

The traffic light control circuit to be designed should be applicable to the crossroad formed by the junction of a main road and a branch road, and the flashing time of the traffic lights on the main and branch roads is not exactly the same. The specific design requirements are as follows: to control the crossroad formed by the junction of a main road and a secondary road, so that vehicles and pedestrians on the main and branch roads can pass alternately, where vehicles and pedestrians on the main road pass for 60 seconds, and vehicles and pedestrians on the branch road are prohibited from passing; vehicles on the branch road pass for 30 seconds, and vehicles on the main road are also prohibited from passing. Whenever the signal light changes from green to red, the yellow light must be on for 5 seconds, and the red light on the other main road remains unchanged and is prohibited from passing. Before the yellow light turns on, the green light flashes at a frequency of 1HZ for 5 seconds to prompt vehicles and pedestrians. Digital tubes are installed on the main road to display the flashing time of each signal light on this road.

3 System design and logic design

3.1 System Design

By referring to other relevant literature [1], [2], [4], [5], [6], [7] , and comparing the advantages and disadvantages of other design methods such as those based on single-chip microcomputers and discrete components, we believe that the design method based on FPGA has obvious advantages such as short cycle, flexible design, and easy modification. In addition, with the development and improvement of FPGA devices, design languages, and electronic design automation tools, more and more electronic systems are designed using FPGAs. In addition, once the electronic system designed by FPGA can reach a certain scale of mass production, it is easy to convert it into ASIC chip design. It is believed that in the future, FPGA design methods will be applied to various types of electronic system designs on a larger scale. Therefore, we decided to use VHDL hardware description language to program and implement the system design requirements, and adopted a top-down design approach to divide the system into 6 modules, namely traffic light control module, display control module, display decoding module, 60-second timer module, 30-second timer module, and 5-second timer module. As shown in Figure 1.

Figure 1 Module division of traffic light control circuit

3.2 Logic Design

According to the system design scheme determined above, using modular design ideas, we designed the VHDL programs of the traffic light control module, display control module, display decoding module, 60-second timer module, 30-second timer module and 5-second timer module in the QuartusII 5.0 software system, and successfully designed the traffic light control circuit through reasonable connection and coordination of the ports between the programs of each module, and obtained its logical structure schematic diagram, which is the logical structure of the entire traffic light control circuit.

4 Design Verification

Through simulation in QuartusII 5.0 software, it is verified that the circuit can realize the predetermined function, that is, the main and branch roads are open alternately, the main road is open for 60 seconds, and the branch road is open for 30 seconds. Before the green light turns to red, the yellow light is on for 5 seconds, and the red light of the other main road remains unchanged. After the yellow light is on for 5 seconds, the green light of the other main road is on, and the red and yellow lights are not on. At this time, the main road is allowed to pass, and the main road has a digital display of the time when each light is on. This cycle is repeated to realize the traffic control of the crossroad. In addition, we have also realized an additional function, that is, when there is no car passing through the branch road, the main road is always in a smooth state, so that when encountering special situations in practice, it can be flexibly controlled and applied. In addition, a manual control terminal can be added, that is, when there is a need for traffic control, the traffic police can manually control the conversion of the intersection signal lights.

In order to simulate and verify the function of the circuit more accurately, we classified it according to various traffic conditions in real life, set multiple scenarios that appear at the intersection, and performed functional simulation on the designed system circuit for each set scenario in the QuartusII 5.0 software environment. Figures 2 to 5 are the experimental simulation results of several set scenarios (the input variables SM and SB in the figure are the main and branch road sensor signals, CLK is the clock signal from the clock generation circuit, the output signals MR, MY, MG are the red light, yellow light and green light on the main road, BR, BY, BG are the red light, yellow light and green light on the branch road, and OUT1 and OUT2 are the main road outputs, and OUT3 and OUT4 are the branch road outputs). By observing the experimental simulation results under these scenarios, we found that the functions that meet our expectations can control the sequential conversion of traffic lights at intersections in an orderly and accurate manner, and no misoperation occurs.

In addition to software simulation, we also downloaded the entire program to the target FPGA device, used the corresponding hardware circuit to perform hardware debugging, and verified that the circuit worked well and was completely consistent with the results of the software simulation. This shows that the traffic light control circuit we designed has passed the software simulation and hardware testing and can complete the previously planned functions.

Figure 2 Simulation results of traffic light control circuit 1

Figure 3 Traffic light control circuit simulation results 2

Figure 4 Simulation results of traffic light control circuit 3

Figure 5 Simulation results of traffic light control circuit 4

5 Conclusion

The experimental simulation results show that the traffic light control circuit we designed can complete the corresponding control well and realize the predetermined functions. Through hardware download and debugging, the circuit works normally and the control results fully meet the corresponding requirements.

The author's innovative idea is to use VHDL language to design a practical traffic light control circuit. Through software simulation and hardware debugging, the circuit completes the predetermined function. If the circuit function is further improved and perfected, it can fully achieve practical purposes after being commercialized.

References

[1] Lan Yunwei. Simulation of traffic light control system based on FPGA[J]. Modern Electronic Technology, 2006 (9): 125-129.

[2] He Feng. Traffic light control system based on Verilog HDL design[J]. Modern Electronic Technology, 2005(8):103-107.

[3] Lu Erhong. ASIC Design and Electronic Design Automation[M]. Beijing: Tsinghua University Press, 2004.

[4] Sun Lingxiang, Chen Shihe, Li Jinsong. Application of sequential control method in traffic light control system [J]. Modern Electronic Technology, 2006 (10): 26-27.

[5] Wang Chengyong. Intelligent traffic light control system[J]. Journal of Guangdong Polytechnic Normal University, 2006(4):92-94.

[6] Chen Shengli. Application of PLC in controlling traffic lights[J]. Mechatronics, 2003(9): 85-87.

[7] Li Jing. Fuzzy control and simulation of traffic light signals at single intersection [J]. Microcomputer Information, 2006, 22 (3-1): 33-38.

Reference address:FPGA Design of Traffic Light Control Circuit

Previous article:Design of Waveform Generator Based on FPGA and Single Chip Microcomputer
Next article:Design of embedded application system based on Lingyang SPCE061A

Recommended ReadingLatest update time:2024-11-16 19:40

Design of Universal Data Acquisition System Based on NI Intelligent FPGA Board
Abstract: Based on NI's intelligent FPGA board and graphical programming software LabVIEW, a universal data acquisition system is designed and implemented. Compared with traditional data acquisition systems, this system has a simple structure, short development cycle, high reliability, good real-time performance, and
[Test Measurement]
Design of Universal Data Acquisition System Based on NI Intelligent FPGA Board
Free I/O: Improving FPGA Clock Distribution Control
Clock signals in synchronous digital systems (such as those used in telecommunications) define the time reference for data transfer in the system. A clock distribution network consists of multiple clock signals, all distributed from a single point to all components that require a clock signal. Because clock signals
[Embedded]
Free I/O: Improving FPGA Clock Distribution Control
Process analysis of telemetry data network forwarding based on FPGA and ARM
The Ethernet interface has fast communication speed, reliable transmission, and is easy to use and configure. For bit rates below 20 Mb/s, a 100 Mb/s network card can forward packets without packet loss. The use of TCP packet format can also make the device smaller and facilitate data forwarding. Therefore, it is nece
[Microcontroller]
Process analysis of telemetry data network forwarding based on FPGA and ARM
Design of Suspension Motion Control System Based on FPGA Control
introduction In modern industrial control, vehicle motion and medical equipment systems, the application of suspension motion systems is increasing. In these systems, the suspension motion parts are usually specific actuators, so the motion accuracy of the suspension parts is the determining factor of the w
[Embedded]
Design of Suspension Motion Control System Based on FPGA Control
Design of LED large screen control system based on MCU+FPGA
introduction If you take a look at the current market, you will find that most small and medium-sized LED display systems use traditional single-chip microcomputers as the main control chip. However, single-chip microcomputers with less internal resources and slower running speeds are difficult to meet the needs of
[Microcontroller]
Design of LED large screen control system based on MCU+FPGA
Clock Design Based on FPGA
Global clocks are the simplest and most predictable clocks for a design project. The best clocking scheme in PLD/FPGA design is a single master clock driven by a dedicated global clock input pin to clock every flip-flop in the design project. Whenever possible, global clocks should be used in design projects. PLD/FPGAs
[Embedded]
Clock Design Based on FPGA
Design of video processing system based on FPGA+DSP architecture
This system adopts a solution based on the collaborative work of FPGA and DSP for video processing , realizing the entire process of video acquisition, processing and transmission. In real-time video image processing, the low-level preprocessing algorithm processes a large amount of data and has high requirements f
[Embedded]
Design of video processing system based on FPGA+DSP architecture
Latest Microcontroller Articles
  • Download from the Internet--ARM Getting Started Notes
    A brief introduction: From today on, the ARM notebook of the rookie is open, and it can be regarded as a place to store these notes. Why publish it? Maybe you are interested in it. In fact, the reason for these notes is ...
  • Learn ARM development(22)
    Turning off and on interrupts Interrupts are an efficient dialogue mechanism, but sometimes you don't want to interrupt the program while it is running. For example, when you are printing something, the program suddenly interrupts and another ...
  • Learn ARM development(21)
    First, declare the task pointer, because it will be used later. Task pointer volatile TASK_TCB* volatile g_pCurrentTask = NULL;volatile TASK_TCB* vol ...
  • Learn ARM development(20)
    With the previous Tick interrupt, the basic task switching conditions are ready. However, this "easterly" is also difficult to understand. Only through continuous practice can we understand it. ...
  • Learn ARM development(19)
    After many days of hard work, I finally got the interrupt working. But in order to allow RTOS to use timer interrupts, what kind of interrupts can be implemented in S3C44B0? There are two methods in S3C44B0. ...
  • Learn ARM development(14)
  • Learn ARM development(15)
  • Learn ARM development(16)
  • Learn ARM development(17)
Change More Related Popular Components

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号