IBM demonstrates nanosheet transistor prototype optimized for liquid nitrogen cooling, doubling performance over room temperature

Publisher:cw57324588Latest update time:2023-12-25 Source: IT之家 Reading articles on mobile phones Scan QR code
Read articles on your mobile phone anytime, anywhere

On December 25, at the IEEE International Electron Devices Meeting (IEDM) held in San Francisco in early December this year, IBM researchers demonstrated the first advanced CMOS transistor optimized for liquid nitrogen cooling.

It is understood that the boiling point of liquid nitrogen is extremely low, only -196°C, which is an ultra-low temperature that mainstream electronic devices cannot withstand. However, in such a cold environment, the resistance and leakage current of transistors will be greatly reduced, thereby improving performance and reducing power consumption.

The nanosheet transistor developed by IBM cuts the silicon channel into thin nanosheet layers and completely surrounds it with a gate to achieve more effective electric field control. This structure can not only cram 50 billion transistors into an area the size of a fingernail, but also double the performance under liquid nitrogen cooling.

The cryogenic environment brings two major advantages: lower charge carrier scattering and lower power consumption. Reduced scattering means lower resistance and smoother movement of electrons in the device; while reduced power consumption allows the device to drive higher currents at the same voltage. In addition, liquid nitrogen cooling also improves the on/off sensitivity of the transistor, requiring smaller voltage changes to switch states, further reducing power consumption.

However, low temperatures also bring new challenges: increased threshold voltage. The threshold voltage refers to the voltage required to turn on the transistor, which increases as the temperature drops, making it more difficult to switch the device. Traditional processes have difficulty reducing the threshold voltage, so IBM researchers have adopted a new dual metal gate and dual dipole technology. They add different metal impurities at the interface of n-type and p-type transistors to form dipoles, thereby reducing the energy required for electrons to cross the conduction band edge, making the transistor more efficient.


Reference address:IBM demonstrates nanosheet transistor prototype optimized for liquid nitrogen cooling, doubling performance over room temperature

Previous article:Intel CEO personally stood up: Intel 18A has slightly higher advantages than TSMC N2 process
Next article:Samsung Electronics delays mass production of new wafer fab in Tyler, U.S. to 2025

Recommended Content
Latest Semiconductor design/manufacturing Articles
Change More Related Popular Components

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号