1. Basic knowledge of PCB vias
Via is one of the important components of multi-layer PCB, and the cost of drilling usually accounts for 30% to 40% of the cost of PCB board manufacturing. From the function of via, it can be divided into two categories: electrical connection between layers and fixing or positioning of devices. From the process, vias are generally divided into three categories, namely blind via, buried via and through via. Blind via is located on the top and bottom surfaces of the printed circuit board, has a certain depth, and is used to connect the surface circuit and the inner circuit below. The depth of the hole usually does not exceed a certain ratio (aperture). Buried via refers to the connection hole located in the inner layer of the printed circuit board, which does not extend to the surface of the circuit board. The above two types of holes are located in the inner layer of the circuit board, and are completed by the through-hole forming process before lamination. During the via formation process, several inner layers may be overlapped. The third type is called through-hole, which passes through the entire circuit board and can be used to achieve internal interconnection or as a component installation and positioning hole. Because through-hole is easier to implement in terms of process and has lower cost, most printed circuit boards use it instead of the other two types of vias. From a design perspective, a via is mainly composed of the drill hole in the middle and the pad area around the drill hole. The size of these two parts determines the size of the via. The smaller the via, the smaller its parasitic capacitance, which is suitable for high-speed circuits. However, the reduction in hole size also brings about an increase in cost, which is also limited by process technologies such as drilling and plating.
2. About the parasitic capacitance of vias
The parasitic capacitance of vias The vias themselves have stray capacitance to the parasitic ground. The parasitic capacitance of vias will have the main impact on the circuit by extending the rise time of the signal and reducing the speed of the circuit. Although the effect of slowing down the rise time caused by the parasitic capacitance of a single via is not very obvious, if vias are used multiple times in the routing to switch between layers, designers should still consider it carefully.
3. About the parasitic inductance of vias
Vias have parasitic capacitance as well as parasitic inductance. In the design of high-speed digital circuits, the harm caused by the parasitic inductance of vias is often greater than the impact of parasitic capacitance. Its parasitic series inductance will weaken the contribution of bypass capacitance and reduce the filtering effect of the entire power system. The diameter of the via has little effect on the inductance, while the length of the via has the greatest impact on the inductance. The impedance generated by the via cannot be ignored when high-frequency current passes through it. It is particularly important to note that the bypass capacitor needs to pass through two vias when connecting the power layer and the ground layer, so the parasitic inductance of the via will increase exponentially.
4. About the use of vias
1. Consider both cost and signal quality and choose a reasonable size of via. If necessary, consider using vias of different sizes. For example, for vias of power or ground wires, consider using larger sizes to reduce impedance, while for signal routing, smaller vias can be used. Of course, as the size of the via decreases, the corresponding cost will also increase.
2. From the two formulas discussed above, it can be concluded that using a thinner PCB board is beneficial to reducing the two parasitic parameters of the via.
3. Try not to change layers for signal routing on the PCB, that is, try not to use unnecessary vias.
4. The power and ground pins should be drilled near vias, and the leads between the vias and the pins should be as short as possible. You can consider drilling multiple vias in parallel to reduce the equivalent inductance.
5. Place some grounded vias near the vias where the signal changes layers to provide the closest loop for the signal. You can even place some extra grounded vias on the PCB board.
6. For high-speed PCB boards with higher density, consider using micro vias.
Previous article:Difficulties of PCB Selective Soldering Technology
Next article:Fairchild case: Using semiconductor technology to effectively improve energy efficiency
Recommended ReadingLatest update time:2024-11-16 19:35
- MathWorks and NXP Collaborate to Launch Model-Based Design Toolbox for Battery Management Systems
- STMicroelectronics' advanced galvanically isolated gate driver STGAP3S provides flexible protection for IGBTs and SiC MOSFETs
- New diaphragm-free solid-state lithium battery technology is launched: the distance between the positive and negative electrodes is less than 0.000001 meters
- [“Source” Observe the Autumn Series] Application and testing of the next generation of semiconductor gallium oxide device photodetectors
- 采用自主设计封装,绝缘电阻显著提高!ROHM开发出更高电压xEV系统的SiC肖特基势垒二极管
- Will GaN replace SiC? PI's disruptive 1700V InnoMux2 is here to demonstrate
- From Isolation to the Third and a Half Generation: Understanding Naxinwei's Gate Driver IC in One Article
- The appeal of 48 V technology: importance, benefits and key factors in system-level applications
- Important breakthrough in recycling of used lithium-ion batteries
- Innolux's intelligent steer-by-wire solution makes cars smarter and safer
- 8051 MCU - Parity Check
- How to efficiently balance the sensitivity of tactile sensing interfaces
- What should I do if the servo motor shakes? What causes the servo motor to shake quickly?
- 【Brushless Motor】Analysis of three-phase BLDC motor and sharing of two popular development boards
- Midea Industrial Technology's subsidiaries Clou Electronics and Hekang New Energy jointly appeared at the Munich Battery Energy Storage Exhibition and Solar Energy Exhibition
- Guoxin Sichen | Application of ferroelectric memory PB85RS2MC in power battery management, with a capacity of 2M
- Analysis of common faults of frequency converter
- In a head-on competition with Qualcomm, what kind of cockpit products has Intel come up with?
- Dalian Rongke's all-vanadium liquid flow battery energy storage equipment industrialization project has entered the sprint stage before production
- Allegro MicroSystems Introduces Advanced Magnetic and Inductive Position Sensing Solutions at Electronica 2024
- Car key in the left hand, liveness detection radar in the right hand, UWB is imperative for cars!
- After a decade of rapid development, domestic CIS has entered the market
- Aegis Dagger Battery + Thor EM-i Super Hybrid, Geely New Energy has thrown out two "king bombs"
- A brief discussion on functional safety - fault, error, and failure
- In the smart car 2.0 cycle, these core industry chains are facing major opportunities!
- The United States and Japan are developing new batteries. CATL faces challenges? How should China's new energy battery industry respond?
- Murata launches high-precision 6-axis inertial sensor for automobiles
- Ford patents pre-charge alarm to help save costs and respond to emergencies
- New real-time microcontroller system from Texas Instruments enables smarter processing in automotive and industrial applications
- A quick guide to NFC (Near Field Communication)
- Will ESD devices be damaged?
- ST60 Short-Range, Contactless Connector Review 3: Initial Evaluation of SK202 Evaluation Kit
- MSP430 MCU Development Record (24)
- Body temperature detection and status call monitoring system
- What types of 20-pin H-bridge click driver chips are there?
- Programming example routines for TI processor TMS320F2812
- 【EasyARM-RT1052 Review】+ Use of GPIO and external interrupts
- RS485 pull-up and pull-down matching resistor problem
- EEWORLD University Hall ---- Summary of the overall design of software and hardware of Gizwits experts' intelligent high-precision industrial instruments