A complete introduction to PCB via technology

Publisher:HuanleLatest update time:2011-03-17 Source: 互联网Keywords:PCB Reading articles on mobile phones Scan QR code
Read articles on your mobile phone anytime, anywhere

1. Basic knowledge of PCB vias

Via is one of the important components of multi-layer PCB, and the cost of drilling usually accounts for 30% to 40% of the cost of PCB board manufacturing. From the function of via, it can be divided into two categories: electrical connection between layers and fixing or positioning of devices. From the process, vias are generally divided into three categories, namely blind via, buried via and through via. Blind via is located on the top and bottom surfaces of the printed circuit board, has a certain depth, and is used to connect the surface circuit and the inner circuit below. The depth of the hole usually does not exceed a certain ratio (aperture). Buried via refers to the connection hole located in the inner layer of the printed circuit board, which does not extend to the surface of the circuit board. The above two types of holes are located in the inner layer of the circuit board, and are completed by the through-hole forming process before lamination. During the via formation process, several inner layers may be overlapped. The third type is called through-hole, which passes through the entire circuit board and can be used to achieve internal interconnection or as a component installation and positioning hole. Because through-hole is easier to implement in terms of process and has lower cost, most printed circuit boards use it instead of the other two types of vias. From a design perspective, a via is mainly composed of the drill hole in the middle and the pad area around the drill hole. The size of these two parts determines the size of the via. The smaller the via, the smaller its parasitic capacitance, which is suitable for high-speed circuits. However, the reduction in hole size also brings about an increase in cost, which is also limited by process technologies such as drilling and plating.

2. About the parasitic capacitance of vias

The parasitic capacitance of vias The vias themselves have stray capacitance to the parasitic ground. The parasitic capacitance of vias will have the main impact on the circuit by extending the rise time of the signal and reducing the speed of the circuit. Although the effect of slowing down the rise time caused by the parasitic capacitance of a single via is not very obvious, if vias are used multiple times in the routing to switch between layers, designers should still consider it carefully.

3. About the parasitic inductance of vias

Vias have parasitic capacitance as well as parasitic inductance. In the design of high-speed digital circuits, the harm caused by the parasitic inductance of vias is often greater than the impact of parasitic capacitance. Its parasitic series inductance will weaken the contribution of bypass capacitance and reduce the filtering effect of the entire power system. The diameter of the via has little effect on the inductance, while the length of the via has the greatest impact on the inductance. The impedance generated by the via cannot be ignored when high-frequency current passes through it. It is particularly important to note that the bypass capacitor needs to pass through two vias when connecting the power layer and the ground layer, so the parasitic inductance of the via will increase exponentially.

4. About the use of vias

1. Consider both cost and signal quality and choose a reasonable size of via. If necessary, consider using vias of different sizes. For example, for vias of power or ground wires, consider using larger sizes to reduce impedance, while for signal routing, smaller vias can be used. Of course, as the size of the via decreases, the corresponding cost will also increase.

2. From the two formulas discussed above, it can be concluded that using a thinner PCB board is beneficial to reducing the two parasitic parameters of the via.

3. Try not to change layers for signal routing on the PCB, that is, try not to use unnecessary vias.

4. The power and ground pins should be drilled near vias, and the leads between the vias and the pins should be as short as possible. You can consider drilling multiple vias in parallel to reduce the equivalent inductance.

5. Place some grounded vias near the vias where the signal changes layers to provide the closest loop for the signal. You can even place some extra grounded vias on the PCB board.

6. For high-speed PCB boards with higher density, consider using micro vias.


Keywords:PCB Reference address:A complete introduction to PCB via technology

Previous article:Difficulties of PCB Selective Soldering Technology
Next article:Fairchild case: Using semiconductor technology to effectively improve energy efficiency

Recommended ReadingLatest update time:2024-11-16 19:35

Cadence FSP: Introduction to FPGA-PCB Systematic Co-design Tools
Cadence FPGA System Planner (FSP) is a highly complete FPGA-PCB system co-design tool. This article mainly introduces the basic situation of FPGA System Planner. For details, please see the original article.   In the newer FPGA designs, there are almost more than a thousand programmable I/O pins. If multiple FPGAs a
[Analog Electronics]
Cadence FSP: Introduction to FPGA-PCB Systematic Co-design Tools
Serial communication schematic and PCB diagram between MCU and computer
Figure 1 Schematic diagram of serial communication between MCU and computer
[Analog Electronics]
Serial communication schematic and PCB diagram between MCU and computer
Real-world experience: quickly creating a PCB layout design for a switching power supply
As today’s switching regulators and power supplies become more compact and powerful, the increasing switching frequencies are one of the main issues facing designers, making PCB design more and more difficult. In fact, PCB layout has become the watershed that distinguishes good from bad switching power supply design
[Power Management]
Real-world experience: quickly creating a PCB layout design for a switching power supply
Design of SI/PI/EMC issues in high-speed and high-density PCB design
As the speed of electronic equipment continues to increase, the interconnection system design of connecting devices, circuit boards, integrated circuits and devices has become increasingly critical to the success of the entire system design. For high-speed and high-density PCB design, its signal integrity (SI), power
[Power Management]
Design of SI/PI/EMC issues in high-speed and high-density PCB design
Anti-interference design in PCB wiring technology
With the rapid development of electronic technology, the density of PCB is getting higher and higher, and the operating frequency of electronic systems is getting higher and higher; the mixed use of analog circuits, digital circuits, large-scale integrated circuits and high-power circuits, as well as the wider worki
[Power Management]
Anti-interference design in PCB wiring technology
A Comprehensive Analysis of Avionics Equipment PCB Components (Part 2)
2 Experimental modal analysis   Experimental modal analysis is a combination of several engineering disciplines. It obtains the modal parameters of the system: natural frequency, vibration mode, modal damping, etc. through four steps: establishing an experimental "device", estimating the frequency response function,
[Analog Electronics]
A Comprehensive Analysis of Avionics Equipment PCB Components (Part 2)
MCU Advanced --- HLK-W801 Hardware Development and PCB Production
Although there is still a lot to learn and although I am old, it is never too late as long as I start learning. There are mainly two parts to making a PCB: drawing a schematic diagram and making a PCB. tool I used AD before when I was in college, and I was thinking of using it again. However, I recently heard about
[Microcontroller]
MCU Advanced --- HLK-W801 Hardware Development and PCB Production
How to Optimize PCB Design to Maximize Superjunction MOSFET Performance
  Based on recent trends, improving efficiency has become a key goal, and the trade-off of using slow switching devices for better EMI is not worth it. Superjunction can improve efficiency in applications where planar MOSFETs struggle. Superjunction MOSFETs can significantly reduce on-resistance and parasitic capacita
[Power Management]
How to Optimize PCB Design to Maximize Superjunction MOSFET Performance
Latest Power Management Articles
Change More Related Popular Components

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号