zip

CD40 series chips

  • 2013-07-17
  • 2.31MB
  • Points it Requires : 2

CD40 series chipsCD40 series chip data, CD4000: Dual three-input NOR gatesCD4001: Quad dual-input NOR gatesCD4002 Dual four-input NOR gatesCD4006: 18-bit static shift register//When D1 is high (low), clk gives four pulses D1+4 is high (low), which is equivalent to delaying four pulsesCD4007: Dual complementary pair invertersCD4008: Parallel carry output full adderCD4009: Six phase retarder/conversion-invertingCD4010: Six phase retarder/conversion-positiveCD4011 Quad 2-input NAND gatesCD4012 Dual 4-input NAND gatesCD4013 Dual master-slave D-type flip-flopsCD4014 8-bit serial-in/parallel-in-serial-out shift registerCD4015 Dual 4-bit serial-in/parallel-out shift registerCD4016 Quad transmission gatesCD4017 Decimal counter/distributorCD4018 Prefabricated 1/N counter // When PE is high, input data in parallel, regardless of clk. When PE is low, input D and shift CD4019, four-AND or selector CD4020, 14-stage serial binary counter/divider clk gives eight falling edges Q3 to start counting

unfold

You Might Like

Uploader
雪人001
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×