pdf

On-chip network communication performance analysis modeling and cache allocation optimization algorithm

  • 2013-09-22
  • 215.13KB
  • Points it Requires : 1

This paper establishes a performance analysis model of the on-chip network for application design, and on this basis proposes an on-chip cache optimization strategy and allocation algorithm. The simulation on the hardware implementation platform shows that the on-chip network analysis model established in this paper can well analyze the on-chip network communication delay and the blocking probability of routing nodes in each direction, so as to optimize the cache resources of the on-chip network, reduce the average delay of data passing through the network under the same cache resources, and improve the performance of the on-chip network.

unfold

You Might Like

Uploader
nishisb
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×