SLXT973QEA3V datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Wireless rf/communication> Telecom circuit> SLXT973QEA3V

SLXT973QEA3V: DescriptionEthernet Transceiver, PQFP100, PLASTIC, QFP-100; CategoryWireless rf/communication Telecom circuit; File Size1MB，97 Pages; ManufacturerInphi Corporation

Download Datasheet Parametric Compare View All

SLXT973QEA3V Overview

Ethernet Transceiver, PQFP100, PLASTIC, QFP-100

SLXT973QEA3V Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Inphi Corporation
package instruction	QFP,
Reach Compliance Code	compliant
JESD-30 code	R-PQFP-G100
length	20 mm
Humidity sensitivity level	3
Number of functions	1
Number of terminals	100
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	QFP
Package shape	RECTANGULAR
Package form	FLATPACK
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
Maximum seat height	3.4 mm
Nominal supply voltage	2.5 V
surface mount	YES
Telecom integrated circuit types	ETHERNET TRANSCEIVER
Temperature level	INDUSTRIAL
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED
width	14 mm
Base Number Matches	1

Preview

Download Datasheet

View All

Cortina Systems

LXT973 10/100 Mbps

Dual-Port Fast Ethernet PHY Transceiver

Datasheet

The Cortina Systems

LXT973 10/100 Mbps Dual-Port Fast Ethernet PHY Transceiver

(LXT973 Transceiver) is an IEEE 802.3 compliant, dual-port, Fast Ethernet PHY

transceiver that directly supports both 100BASE-TX and 10BASE-T applications. Each

port provides a Media Independent Interface (MII) for easy attachment to 10 Mbps and

100 Mbps Media Access Controllers (MACs). The LXT973 Transceiver also provides a

Low-Voltage Positive Emitter Coupled Logic (LVPECL) interface per port for use with

100BASE-FX fiber networks. The LXT973 Transceiver incorporates the auto MDI/MDIX

feature, allowing it to automatically switch twisted-pair inputs and outputs.

The LXT973 Transceiver is an ideal building block for systems that require two Ethernet

ports, such as Internet Protocol (IP) Telephones, Twisted-Pair (TX)-to-Fiber (FX)

converter modules, and for telecom applications, such as Telecom Central Office (TCO)

and Customer Premise Equipment (CPE) devices.

The LXT973 Transceiver supports full-duplex operation at both 10 Mbps and 100 Mbps.

Its operating modes can be set using auto-negotiation, parallel detection, or manual

control.

Applications

Enterprise switches

IP telephony switches

Storage Area Networks

Multi-port Network Interface Cards (NICs)

Product Features

Dual-port Fast Ethernet PHY

2.5 Voperation

3.3 Voperation I/O compatibility

Low power consumption; 250 mW per port

typical

Full dual-port MII interface with extended

registers

Auto MDI/MDIX switch over capability

Signal Quality Error (SQE) enable/disable

100BASE-FX fiber-optic capability on both ports

Supports both auto-negotiation systems and

legacy systems without auto-negotiation

capability

Support for Next Page

20 MHz Register Access

Configurable via MDIO port or external control

pins

Integrated termination resistors

100-pin Plastic Quad Flat Package (PQFP)

— Commercial (0

C to 70

C ambient)

SLXT973QC Transceiver

EGLXT973QC Transceiver (RoHS

Compliant)

— (-40

C to +85

C ambient) (Extended)

SLXT973QE Transceiver

EGLXT973QE Transceiver (RoHS

Compliant

LXT973 Transceiver

Datasheet

249426, Revision 6.0

13 July 2007

Contents

1.0

2.0

3.0

Pin Assignments and Signal Descriptions ...............................................................................13

Signal Descriptions .....................................................................................................................17

Functional Description................................................................................................................23

3.1

3.2

3.3

Introduction .........................................................................................................................23

3.1.1 Comprehensive Functionality ................................................................................23

Interface Descriptions .........................................................................................................23

3.2.1 10/100 Mbps Network Interface .............................................................................23

MII Operation ......................................................................................................................25

3.3.1 MII Clocks ..............................................................................................................25

3.3.2 Transmit Enable.....................................................................................................25

3.3.3 Receive Data Valid ................................................................................................25

3.3.4 Carrier Sense.........................................................................................................26

3.3.5 Error Signals ..........................................................................................................26

3.3.6 Collision .................................................................................................................26

3.3.7 Loopback ...............................................................................................................26

3.3.8 Configuration Management Interface ....................................................................27

Operating Requirements.....................................................................................................29

3.4.1 Power Requirements .............................................................................................29

3.4.2 Clock Requirements ..............................................................................................30

Initialization .........................................................................................................................30

3.5.1 MDIO Control Mode ...............................................................................................30

3.5.2 Hardware Control Mode.........................................................................................30

3.5.3 Power-Down Mode ................................................................................................31

3.5.4 Reset .....................................................................................................................31

3.5.5 Hardware Configuration Settings ...........................................................................32

Link Establishment..............................................................................................................33

3.6.1 Auto-Negotiation ....................................................................................................33

Network Media/Protocol Support ........................................................................................34

3.7.1 10/100 Mbps Network Interface .............................................................................34

3.7.2 Twisted-Pair Interface ............................................................................................35

3.7.3 Fiber Interface........................................................................................................35

3.7.4 Fault Detection and Reporting ...............................................................................35

3.7.5 Remote Fault .........................................................................................................35

3.7.6 Far End Fault .........................................................................................................36

100 Mbps Operation ...........................................................................................................36

3.8.1 100BASE-X Network Operations ...........................................................................36

3.8.2 100BASE-X Protocol Sublayer Operations............................................................37

3.8.3 PCS Sublayer ........................................................................................................37

3.8.4 PMA Sublayer ........................................................................................................38

3.8.5 Fiber PMD Sublayer ..............................................................................................39

10 Mbps Operation .............................................................................................................40

3.9.1 Polarity Correction .................................................................................................40

3.9.2 Dribble Bits ............................................................................................................40

3.9.3 Link Test ................................................................................................................40

3.9.4 Link Failure ............................................................................................................40

3.9.5 Jabber ....................................................................................................................40

Monitoring Operations ........................................................................................................41

Page 3

3.4

3.5

3.6

3.7

3.8

3.9

3.10

Cortina Systems

LXT973 10/100 Mbps Dual-Port Fast Ethernet PHY Transceiver

LXT973 Transceiver

Datasheet

249426, Revision 6.0

13 July 2007

Contents

3.10.1 Monitoring Auto-Negotiation ..................................................................................41

3.10.2 Per-Port LED Driver Functions ..............................................................................41

4.0

Application Information ..............................................................................................................42

4.1

Design Recommendations..................................................................................................42

4.1.1 General Design Guidelines ....................................................................................42

4.1.2 Power Supply Filtering ...........................................................................................42

4.1.3 Power and Ground Plane Layout Considerations..................................................43

4.1.4 MII Terminations ....................................................................................................43

4.1.5 The Fiber Interface ................................................................................................44

4.1.6 Twisted-Pair Interface ............................................................................................45

4.1.7 Magnetics Information ...........................................................................................45

Typical Application Circuits .................................................................................................46

Initialization .........................................................................................................................51

MDIO Control Mode ............................................................................................................51

Manual Control Mode .........................................................................................................51

4.2

4.3

4.4

4.5

5.0

6.0

7.0

8.0

Configuration ...............................................................................................................................53

Auto Negotiation..........................................................................................................................55

Auto-MDI/MDIX.............................................................................................................................56

100 Mbps Operation ....................................................................................................................57

8.1

Displaying Symbol Errors ...................................................................................................57

8.1.1 Scrambler Seeding ................................................................................................58

8.1.2 Scrambler Bypass..................................................................................................58

8.1.3 100BASE-T Link Failure Criteria and Override ......................................................58

8.1.4 Baseline Wander Correction ..................................................................................58

8.1.5 Programmable Tx Slew Rate .................................................................................58

9.0

Fiber Interface ..............................................................................................................................60

10.0 10 Mbps Operation ......................................................................................................................61

10.1

10.2

10.3

10.4

10.5

10.6

10.7

10.8

11.1

Link Test .............................................................................................................................61

10Base-T Link Failure Criteria and Override ......................................................................61

SQE (Heartbeat) .................................................................................................................61

Jabber.................................................................................................................................61

Polarity Correction ..............................................................................................................61

Dribble Bits .........................................................................................................................62

Transmit Polarity Control ....................................................................................................62

PHY Address ......................................................................................................................62

External Oscillator...............................................................................................................63

11.0 Clock Generation.........................................................................................................................63

12.0 Register Definitions.....................................................................................................................65

13.0 Magnetics Information ................................................................................................................75

14.0 Test Specifications......................................................................................................................76

15.0 Timing Diagrams .........................................................................................................................81

Cortina Systems

LXT973 10/100 Mbps Dual-Port Fast Ethernet PHY Transceiver

Page 4

SLXT973QEA3V Related Products

	SLXT973QEA3V	EGLXT973QCA3V	EGLXT973QEA3V	SLXT973QCA3V
Description	Ethernet Transceiver, PQFP100, PLASTIC, QFP-100	Ethernet Transceiver, PQFP100, ROHS COMPLIANT, PLASTIC, QFP-100	Ethernet Transceiver, PQFP100, ROHS COMPLIANT, PLASTIC, QFP-100	Ethernet Transceiver, PQFP100, PLASTIC, QFP-100
package instruction	QFP,	QFP,	QFP,	QFP,
Reach Compliance Code	compliant	unknow	compliant	unknown
JESD-30 code	R-PQFP-G100	R-PQFP-G100	R-PQFP-G100	R-PQFP-G100
length	20 mm	20 mm	20 mm	20 mm
Number of functions	1	1	1	1
Number of terminals	100	100	100	100
Maximum operating temperature	85 °C	70 °C	85 °C	70 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	QFP	QFP	QFP	QFP
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	FLATPACK	FLATPACK	FLATPACK	FLATPACK
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	3.4 mm	3.4 mm	3.4 mm	3.4 mm
Nominal supply voltage	2.5 V	2.5 V	2.5 V	2.5 V
surface mount	YES	YES	YES	YES
Telecom integrated circuit types	ETHERNET TRANSCEIVER	ETHERNET TRANSCEIVER	ETHERNET TRANSCEIVER	ETHERNET TRANSCEIVER
Temperature level	INDUSTRIAL	COMMERCIAL	INDUSTRIAL	COMMERCIAL
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING
Terminal pitch	0.65 mm	0.65 mm	0.65 mm	0.65 mm
Terminal location	QUAD	QUAD	QUAD	QUAD
width	14 mm	14 mm	14 mm	14 mm
Base Number Matches	1	1	1	1

Recommended Resources

Simple and practical remote control circuit

Simple high voltage power supply

Anti-theft alarm circuit diagram

Analysis of Motorola 168VA mobile phone car charger

24V regulated power supply circuit using light-emitting diodes as overcurrent protection and indication

Computer motherboard circuit diagram 815 4_59

Please delete this article: [i=s]This post was last edited by anthony0424 on 2021-8-13 16:34[/i]Please delete this article...; anthony0424 51mcu

Problems encountered when opening old version with new version of IAR and solutions: 1.__nounwind declaration is incompatible with "__nounwind __interwork __softfp unsigned int __iar_builtin_STREXB(unsigned char, unsigned char volatile *)Solution: Right-click the project and enter opt...; fish001 Microcontroller MCU

What are the differences between Bluetooth and WiFi in IoT wireless technologies?: In the current environment of the explosive development of the Internet of Things, the number of connected devices is increasing, and wireless communication technology is playing an increasingly impor...; 成都亿佰特 RF/Wirelessly

[Chuanglong TL570x-EVM] Transplantation of artificial intelligence framework and implementation: [i=s]This post was last edited by Beifang on 2022-6-21 16:57[/i]Transplantation of artificial intelligence framework and implementation 1 There are many ways to port the AI framework and implementatio...; 北方 DSP and ARM Processors

Can STM32F1 achieve interruption when connected to a 5V rated rotary encoder? [Newbie help]: I'm currently learning about the external interrupts of stm32 and using a rotary encoder as the interrupt source. However, I only have a 5 volt rated rotary encoder and after encoding I found that it ...; LeenO stm32/stm8

There is a problem with the PCB copper layout, please help!: There is no problem with the PCB wiring layout, but when the copper is laid, the GND copper line width is different. Please tell me where the problem is!...; 54545 PCB Design

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components