2870 views|1 replies

21

Posts

0

Resources
The OP
 

nand flash interface switch [Copy link]

I would like to ask if anyone who has used nand flash has encountered a problem and cannot find the cause. At first, the default interface of nand flash is SDR mode. I configured the nand flash interface to DDR timing mode 0, and then I wanted to return to the SDR interface mode, so I sent the Reset (FFh) command. However, after the command was sent, the Rb_n of the nand flash was not pulled low, which means that the reset was not successful. Is there any other operation required to achieve this process?

This post is from FPGA/CPLD

Latest reply

Come in and learn!   Details Published on 2020-10-9 09:02
 

6

Posts

0

Resources
2
 

Come in and learn!

This post is from FPGA/CPLD
 
 

Guess Your Favourite
Just looking around
Find a datasheet?

EEWorld Datasheet Technical Support

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
快速回复 返回顶部 Return list