2260 views|3 replies

114

Posts

0

Resources
The OP
 

Digital clock design based on FPGA (video source code) [Copy link]

视频过大,打包成15个压缩包
基于FPGA设计的数字时钟.part01.rar (10 MB, downloads: 60)
基于FPGA设计的数字时钟.part02.rar (10 MB, downloads: 34)
基于FPGA设计的数字时钟.part03.rar (10 MB, downloads: 40)
基于FPGA设计的数字时钟.part04.rar (10 MB, downloads: 40)
基于FPGA设计的数字时钟.part05.rar (10 MB, downloads: 30)
基于FPGA设计的数字时钟.part06.rar (10 MB, downloads: 36)
基于FPGA设计的数字时钟.part07.rar (10 MB, downloads: 29)
基于FPGA设计的数字时钟.part08.rar (10 MB, downloads: 29)
基于FPGA设计的数字时钟.part09.rar (10 MB, downloads: 29)
基于FPGA设计的数字时钟.part10.rar (10 MB, downloads: 29)
基于FPGA设计的数字时钟.part11.rar (10 MB, downloads: 29)
基于FPGA设计的数字时钟.part12.rar (10 MB, downloads: 29)
基于FPGA设计的数字时钟.part13.rar (10 MB, downloads: 29)
基于FPGA设计的数字时钟.part14.rar (10 MB, downloads: 30)
基于FPGA设计的数字时钟.part15.rar (6.31 MB, downloads: 21)


This post is from FPGA/CPLD

Latest reply

Thank you for sharing  Details Published on 2018-12-2 14:52
Personal signature官网:www.mdy-edu.com
 

542

Posts

71

Resources
2
 
The video can be uploaded to the university: https://training.eeworld.com.cn/
This post is from FPGA/CPLD
Add and join groups EEWorld service account EEWorld subscription account Automotive development circle
 
 

542

Posts

71

Resources
3
 
Can be uploaded to the University Hall: https://training.eeworld.com.cn/
This post is from FPGA/CPLD
Add and join groups EEWorld service account EEWorld subscription account Automotive development circle
 
 
 

2

Posts

0

Resources
4
 

Thank you for sharing
This post is from FPGA/CPLD
 
 
 

Guess Your Favourite
Just looking around
Find a datasheet?

EEWorld Datasheet Technical Support

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
快速回复 返回顶部 Return list