Lemontree

Teseo V Evaluation Board

EVB-T5

Overview

The EVB-T5 board is a complete standalone evaluation platform for Teseo-V STA8100GA GNSS Multi Band and Multi Constellation Receiver with STA5635A RF Front-End IC solution.

The EVB-T5 is designed for best STA8100GA and STA5635A best performance. Boot and Reset buttons allow an easy programming procedure.
The 4-pins connector allows access to the ODO/CAN signals to simplify car-connection.
Teseo-V embeds the high performance ARM Cortex-M7 microprocessor with RF front-end able to support different bands (L1, L2 and L5), UART communication interfaces.
The STA5635A is a fully integrated RF front-end able to support different bands (L2 and L5) with a programmable IF Bandwidth (7 or 13 MHz).
Performance and configuration can be analysed using the ST Teseo Suite PC Tool available on www.st.com.

Main features

ST Teseo-V STA8100GA with RF Front-End STA5635A GNSS platform
Multiconstellation and MultiBand GNSS: GPS, Galileo Glonass, BeiDou, QZSS supported
USB Power Supply
Button:
- ON/OFF button
- Reset button
- Boot button
NMEA over
- UART by USB
PPS output
Leds:
- PPS
- Power
- Antenna
ODO/CAN connector
ST ASM330LHH MEMS

Design Files

All reference designs on this site are sourced from major semiconductor manufacturers or collected online for learning and research. The copyright belongs to the semiconductor manufacturer or the original author. If you believe that the reference design of this site infringes upon your relevant rights and interests, please send us a rights notice. As a neutral platform service provider, we will take measures to delete the relevant content in accordance with relevant laws after receiving the relevant notice from the rights holder. Please send relevant notifications to email: bbs_service@eeworld.com.cn.

It is your responsibility to test the circuit yourself and determine its suitability for you. EEWorld will not be liable for direct, indirect, special, incidental, consequential or punitive damages arising from any cause or anything connected to any reference design used.

Hot

Technical Resources More

Search Datasheet?

Supported by EEWorld Datasheet

Technical Videos More

Forum More

Update:2024-11-14 04:25:00

Playing with Zynq Serial 2——GPIO peripherals of Zynq PS
Overview TheZynq GPIO peripheral controls up to 54 MIO pins and can also be connected to the PL through the EMIO interface (supporting up to 64 input pins or 128 output pins). The GPIO peripheral can
Ask the big guy, about the problem of DS1302
I have been making instruments recently. I have made several DS1302s with existing chips. They all worked properly. Then I didn't have enough new DS1302s, so I bought a domestic DS1302 from a gold med
Why is DS heavily doped in the MOS tube structure?
I watched Razavi's video and he said that the purpose of heavy doping is to make good contact with silicon and avoid diode and rectifying junction. Is this diode BS BD? And what is the reason for good
The free evaluation Perf-V development board has been successfully ported and run on the Wujian100 platform
Click here to apply for a free Perf-V development boardPingtou Ge Wujian100 was successfully deployed on Perf-V.Recently, Pengfeng Technology completed the deployment of Pingtou Ge wujian100 soft core
[Goodbye 2021, Hello 2022] Keep a low profile, face reality, and keep moving forward for your dreams
2021, the Year of the Zodiac It is said that people have a hard time in their birth year. Looking back in my memory, it seems to be true. 2021 feels a bit tiring In terms of life, the child is growing
How to display black text on white background in FPGA?
Let's take a look

Datasheet More

Circuits More