• You can log in to your eeworld account to continue watching:
  • Frequency locking range and settling time of the frequency synthesizer
  • Login
  • Duration:28 minutes and 50 seconds
  • Date:2024/06/30
  • Uploader:桂花蒸
Introduction
keywords: circuit Millimeter wave
Course Introduction: This digital course covers three topics: microwave/millimeter wave active and passive circuits, microwave/millimeter wave signal source design, and radio frequency transceiver system parameters.

□ Course objectives: To train students to have a full understanding of radio frequency transceiver systems and circuits, and to provide students with design examples to understand the implementation of various key radio frequency circuits.

■ Course unit:
Unit 1. Frequency synthesizer
1-1 Introduction to frequency synthesizer
1-2 Frequency synthesizer architecture
1-3 Frequency control and switching speed
1-4 Frequency synthesizer model
1-5 Frequency response of frequency synthesizer
1- 6 Signal tracking and locking of frequency synthesizer
1-7 Frequency synthesizer’s frequency locking range and stabilization time
1-8 Phasor and phase noise analysis
1-9 Phase noise of frequency synthesizer
1-10 Stability of frequency synthesizer Degree
1-11 Fractional frequency synthesizer
1-12 Difference integral modulation fractional frequency synthesizer

Unit 2.
2-1 Power and gain expression method (Part1)
2-1 Power and gain expression method (Part2)
2-2 Phase noise (Part1)
2-2 Phase noise (Part2)
2-3 Common nonlinear parameters of RF transceiver systems (Part1)
2-3 Common nonlinear parameters of RF transceiver systems (Part2)
2-3 Common RF transceivers System nonlinear parameters (Part3)
2-3 Common nonlinear parameters of RF transceiver systems (Part4)
2-3 Common nonlinear parameters of RF transceiver systems (Part5)
2-3 Common nonlinear parameters of RF transceiver systems (Part6)
2 -4 Noise index and sensitivity (Part1)
2-4 Noise index and sensitivity (Part2)
2-4 Noise index and sensitivity (Part3)

Unit 3-1. Transceiver circuit and system
3-1 Part1 Transceiver-Signal Transmitting and Receiving
3-1 Part2 Transmitting End-Upconverter Mixer and Power Amplifier
3-1 Part3 Transmitting and Receiving End-Filter and Switch
3-1 Part4 Receiving End-Low Noise Amplifier and Down-frequency Mixer
Unit 3-2. Frequency Modulation Radar Design and Application
3-2 Part1 Frequency Modulation Continuous Wave Radar
3-2 Part2 Monopulse Radar
3-2 Part3 CMOS Radar Design and Application
Unit 3-3. Network Analysis and Its Application
3-3 Part1 Dual Port network-impedance and admittance parameters and their analysis on balun
3-3 Part2 Dual-port network-analysis of transmission matrix
3-3 Part3 Single-frequency power divider and dual-frequency rat path coupler
3-3 Part4 Miniaturization Coupler Design
3-3 Part5 Multi-port Measurement and Buried Method
Unit 3-4. CMOS Active Circuit
3-4 Part1 CMOS Low Noise Amplifier
3-4 Part2 Millimeter Wave CMOS Circuit Considerations
3-4 Part3 CMOS Power Amplifier
3 - 4 Part4 Double Push Voltage Controlled Oscillator
Unfold ↓

You Might Like

Recommended Posts

Analog Electronics Course Selection Test
Watch the courses on the course list
amperhong TI Technology Forum
About SPI mode setting
For SPI communication, there are only four pins: MOSI, MISO, CS, and CLK. SPI has four modes. So how do you set the various modes when using SPI? There are no clock polarity and phase pins?
shijizai 51mcu
[FPGA Design Tips] Several concepts about FPGA clocks: delay, intermediate state and speed
InWhen the delay of data transfer between registers exceeds one clock cycle, the downstream register cannot sample the upstream data given in the current clock cycle in the next clock cycle, and an er
eeleader FPGA/CPLD
Is there anyone who has ported the FLASH player to WINCE?
As the title says, if anyone has this question, please contact QQ: 414858335
eddy326 Embedded System
Summary of works participating in the "Willful DIY" activity
[font=微软雅黑][size=3]This post is a collection of works participating in the "任性DIY" event. If you haven't participated in the event yet, hurry up and join us! [/size][/font][font=微软雅黑][size=3] [/size][
eric_wang DIY/Open Source Hardware
[Sipeed LicheeRV 86 Panel Review] 14. lvgl displays images and local time
[i=s]This post was last edited by sonicfirr on 2022-4-25 21:03[/i]This article records the process of using the lvgl framework to display pictures, and also obtains the local time of the system and di
sonicfirr Domestic Chip Exchange

Recommended Content

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号