Research team builds supercomputer using SiFive's RISC-V processor

Publisher:飘然出尘Latest update time:2022-06-14 Source: cnbetaKeywords:SiFive  RISC-V Reading articles on mobile phones Scan QR code
Read articles on your mobile phone anytime, anywhere

A research team from the University of Bologna and CINECA (Italy's largest supercomputing center) has been researching and developing RISC-V supercomputers. Recently, the new ISA designed by the team has demonstrated the ability to run high-performance computing, which lays the foundation for building supercomputers. The team used SiFive's Freedom U740 SoC as the basis, and the researchers named their RISC-V cluster "Monte Cimone".


To create a supercomputer, you need hardware that looks like Lego bricks. These are called clusters and consist of motherboards, processors, memory, and storage. Italian researchers decided to try a different solution to the problem than Intel/AMD and use processors based on the RISC-V ISA.


Monte Cimone has four dual-board servers, each in a 1U form factor. Each board has a SiFive Freedom U740 SoC, which has four U74 cores running at up to 1.4 GHz and an S7 management core. There are eight nodes in total, for a total of 32 RISC-V cores.


Paired with 16GB of 64-bit DDR4 memory running at 1866s MT/s, a PCIe Gen 3 x8 bus running at 7.8 GB/s, a Gigabit Ethernet port, USB 3.2 Gen 1 interface, the system is powered by two 250-watt PSUs to support future expansion and the addition of accelerator cards.


The Italian team benchmarked the system using HPL and Stream to determine the machine's floating-point computing power and memory bandwidth. While the results aren't very impressive, they're a start for RISC-V.


Each node produces a sustained 1.86 GFLOPS of performance in HPL, for a total of 14.88 GFLOPS of compute power, with perfect linear scaling. However, the overall cluster is 85% efficient, with 12.65 GFLOPS of compute power. The nodes should achieve 14.928 GB/s of memory bandwidth; however, the actual result is 7760 MB/s.


These results show two things. First, the RISC-V HPC software stack has matured, but further optimization and faster chips are needed to achieve major tasks like weather simulations. Second, it shows that scaling in the HPC world is very tricky and requires careful optimization to make hardware and software coexist in a world where everything scales well.


Keywords:SiFive  RISC-V Reference address:Research team builds supercomputer using SiFive's RISC-V processor

Previous article:Six prerequisites for ubiquitous computing
Next article:Can analog computing make a comeback?

Recommended ReadingLatest update time:2024-11-22 20:28

Imagination announces GPU licensing agreement with YADRO
Imagination announces GPU licensing agreement with YADRO IMG B-Series brings best-in-class multimedia processing capabilities to YADRO’s RISC-V SoC London, UK – 6 December 2021 Imagination Technologies today announced that its ultra-efficient BXM-4-64 graphics processing unit (GPU) has been licensed by YADRO Micro
[Embedded]
A small step for Saifang, a big step for RISC-V: Saifang Technology releases two high-performance products
A small step for Saifang, a big step for RISC-V: Saifang Technology releases two high-performance products On August 23, the RISC-V field ushered in a major breakthrough. Saifang Technology, a leader in the RISC-V software and hardware ecosystem, held an online 2022 new product launch conference a
[Embedded]
A small step for Saifang, a big step for RISC-V: Saifang Technology releases two high-performance products
AON Devices launches RISC-V-based AI edge processor
At the 2024 Consumer Electronics Show (CES) this week, machine learning vendor AONDevices showed off its latest chip, the AON1120, which combines a general-purpose RISC-V core with two neural processing units (NPUs) to deliver less than 260μW of power at full load for audio classification tasks. Mouna Elk
[Embedded]
Yang Qing from Feisiling: Application of RISC-V in industrial switches
Recently, at the first Dishui Lake China RISC-V Industry Forum co-organized by the China RISC-V Industry Alliance, VeriSilicon Microelectronics and Shanghai Integrated Circuit Industry Cluster Development Promotion Organization, Yang Qing, product line director of Wuhan Feisiling Microelectronics, introduced the app
[Embedded]
Latest Embedded Articles
Change More Related Popular Components

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号