CHIPS Alliance Launches New Project Using Western Digital RISC-V Cores and FuseSoC Tools

Publisher:EEWorld资讯Latest update time:2019-08-16 Source: EEWORLDKeywords:CHIPS  SoC  RISC-V  FOSSi Reading articles on mobile phones Scan QR code
Read articles on your mobile phone anytime, anywhere

picture.png

Using Western Digital's open source SweRV core and FuseSoC tools, an open source project called SweRVolf was created.

The project was jointly promoted by Olof Kindgren, creator and maintainer of FuseSoC, as well as Zvonimir Bandic, technical director of next-generation platforms at Western Digital, Martin Fink, the outgoing CTO (as a long-time supporter of RISC-V and Western Digital CTO Martin Fink announced his upcoming retirement, Dr. Siva Sivaram of Western Digital will become the new president of technology and strategy, but Fink will continue to serve as an advisor on "data center architecture related matters (including RISC-V)".) and the CHIPS Alliance. SweRVolf is based on Western Digital's open system-on-chip core SweRV EH1 RISC-V.

"Our idea is to provide a portable and scalable SoC for FPGA and simulation to verify the SweRV EH1 core." Engineer Kindgren explained. "The initial target was the Digilent Nexys A7 FPGA board and simulated using Modelsim or Verilator. By using FuseSoC, it can be ported to other development boards more quickly."

"This also proves that the FOSSi Alliance is vibrant because it combines IP cores and tools from different developers and groups around the world to create a completely open source project that can be used in industry, academia or hobbyists. To give some examples, in addition to Western Digital's CPU, most of the AXI infrastructure comes from the PULP platform, DDR2 controllers from Enjoy Digital, OpenOCD integration from M Labs, and tools including lowRISC, FuseSoC, etc. "Kindgren said that

the full name of the FOSSi Alliance is Free and Open Source Silicon. The core concept of the alliance is to build a free and open chip platform.

The name of the CHIPS Alliance actually comes from the abbreviation of Common Hardware for Interfaces, Processors and Systems, which is committed to providing more efficient and flexible chip innovation designs for network and terminal equipment. The initial member companies of the alliance include Google, WesternDigital, Esperanto and SiFive.

The CHIPS Alliance will continue to focus on open source hardware and the open RISC-V architecture. RISC-V is the fifth-generation open instruction set architecture based on the principle of reduced instruction set computing (RISC). It hopes to enter a new era of processor innovation through open source and collaboration.

Keywords:CHIPS  SoC  RISC-V  FOSSi Reference address:CHIPS Alliance Launches New Project Using Western Digital RISC-V Cores and FuseSoC Tools

Previous article:Promote the next generation of cloud computing technology upgrades Alibaba Pingtouge develops dedicated SoC chips
Next article:Registration for Microchip Greater China Technical Elite Conference 2019 is now open

Recommended ReadingLatest update time:2024-11-16 16:43

SUNPLUS iCockpit solution based on soc8368u and 8268k
With the development of automobiles towards electrification and intelligence, and the growing demand of consumers for automobile comfort and safety, the intelligent cockpit domain system with IVI (In-Vehicle Infotainment) as the core has gradually become the mainstream of the market. Sunplus uses the two chips 8368-
[Embedded]
SUNPLUS iCockpit solution based on soc8368u and 8268k
Qinheng CH32V103C8T6 (Part 2): Linux RISC-V compilation and burning environment configuration
Hardware Preparation CH32V103 Development Board/Core Edition WCH-Link Software Preparation The software is mainly RISC-V GCC for compilation, and OpenOCD for burning. Both of them need to use the Qinheng version RISC-V GCC can only use the WCH version for now. The public version cannot correctly handle interrupts de
[Microcontroller]
Smart car Longquan 560 AI SoC chip
Smart car Longquan 560 AI SoC chip Automotive-grade chips Unique advantages: AI headlight chip and solution This solution uses the world's first automotive-grade AI headlight dedicated chip Longquan 560. A set of chip platform solutions can support the application scenario requir
[Automotive Electronics]
The fate of regulators in SoC power management
Increasingly complex SoCs integrate many system components on a single die, which simplifies the work of system designers in general. However, these chips also lead to increasingly complex power supply subsystems. Routing from the power supply connector to the IC to connect Vcc was a very simple task in the past, but
[Power Management]
The fate of regulators in SoC power management
Getting Started with ARM-Based SoC Design
We skip all the introductory descriptions of ARM and go straight to the issues that engineers are most concerned about. To design an ARM-based SoC, we must first understand the structure of an ARM-based SoC. Figure 1 is a typical SoC structure: Figure 1 From Figure 1 we can understand the basic composition of this S
[Microcontroller]
Getting Started with ARM-Based SoC Design
Designing Handheld Medical Devices Using a SOC-Based Approach
The rapid development of the medical device industry has driven a significant increase in the demand for handheld medical devices such as personal defibrillators and continuous glucose monitors. However, designing such medical devices is not an easy task. Selecting the right components to meet design specifications,
[Medical Electronics]
Designing Handheld Medical Devices Using a SOC-Based Approach
Telink Microelectronics launches multi-protocol wireless connection SoC using RISC-V
Liang Jiayi, business development director of Telink Microelectronics (Shanghai) Co., Ltd., introduced the company’s newly launched TLSR9 low-power high-performance multi-protocol wireless connection SoC. This chip is Telink’s first chip using the RISC-V core. This chip is a multi-protocol wireless connection chip t
[Internet of Things]
A SOC platform software solution for LTE base stations
1 Introduction: With the development of mobile communication technology, from the earliest first-generation analog wireless network, the second-generation GSM communication network, the third-generation 3G communication network, to the currently commercially available 4G LTE communication network, and even the 5G co
[Power Management]
A SOC platform software solution for LTE base stations
Latest Embedded Articles
Change More Related Popular Components

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号