3379 views|5 replies

1455

Posts

1

Resources
The OP
 

[Perf-V Evaluation] On-chip Temperature Collection [Copy link]

The routines provided with the development board provide an example of on-chip temperature acquisition, through which we can learn about A/D acquisition.

In addition, since the driving display content of the LCD1602 liquid crystal screen in I2C mode is also designed in the routine, it is also helpful to design the corresponding display driver.

The on-chip temperature acquisition routine consists of four modules, namely: TOP module, LCD module, I2C module and TEMP_DESIGN_INIT module.

The hardware circuit structure is shown in Figure 1, where sda and scl are used to drive the LCD1602 liquid crystal screen, and key1 and key2 are used to control the display content of the liquid crystal screen.

Figure 1 Hardware circuit structure

After compilation, the corresponding *.bit file is generated, and the download interface is shown in Figure 2.

Figure 2 Program download

When the program is running, the data curve of the on-chip temperature can be observed through the system waveform display serial port, as shown in Figure 3.

Figure 3 Temperature curve

According to the introduction of the routine, this program supports the LCD1602 LCD screen running in I2C mode. Its connection relationship with the development board is:
SDA----B11

SCL----B10

Its connection with the development board is shown in Figure 4. The LCD screen is powered by 5V.

Figure 4 LCD1602 connection form

Unfortunately, although the LCD screen displays well when tested on other development boards, no temperature value is displayed when driven by the routine, as shown in Figure 5.

The effect that should be achieved should be the effect of Figure 6. I don't know why it appears and how to change it. I hope the manufacturer can help.

Figure 5 Operation effect

Figure 6 Ideal effect

This post is from FPGA/CPLD

Latest reply

See a hardworking guy!   Details Published on 2021-5-7 10:16

赞赏

1

查看全部赞赏

 

1237

Posts

66

Resources
2
 

Don't you want to take a good rest on May Day?

This post is from FPGA/CPLD

Comments

Keep the board!  Details Published on 2021-5-2 16:26
 
 

1455

Posts

1

Resources
3
 
dql2016 posted on 2021-5-2 14:16 Don’t you take a good rest on May Day?

Keep the board!

This post is from FPGA/CPLD

Comments

Hahaha  Details Published on 2021-5-2 20:45
 
 
 

9717

Posts

24

Resources
4
 
jinglixixi posted on 2021-5-2 16:26 Save the board!

Hahaha

This post is from FPGA/CPLD
 
 
 

1942

Posts

2

Resources
5
 

See a hardworking guy!

This post is from FPGA/CPLD

Comments

Haha, it’s just a debt that has not been completed!  Details Published on 2021-5-7 12:05
 
 
 

1455

Posts

1

Resources
6
 
w494143467 posted on 2021-5-7 10:16 I saw a hardworking boss!

Haha, it’s just a debt that has not been completed!

This post is from FPGA/CPLD
 
 
 

Guess Your Favourite
Just looking around
Find a datasheet?

EEWorld Datasheet Technical Support

Related articles more>>

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
快速回复 返回顶部 Return list