Part5 Core initialization_lesson4---Disable interrupts

Publisher:beta13Latest update time:2024-10-09 Source: cnblogs Reading articles on mobile phones Scan QR code
Read articles on your mobile phone anytime, anywhere

1. Turn off the I (interrupt) and F (fast interrupt) bits in the cpsr register;

2. Set the interrupt mask register.

For 2440:

This is the interrupt processing process. When there is an interrupt source (without a sub-interrupt source), it will record the interrupt in SRCPND; it also needs to pass through the MASK mask register. If we mask the corresponding bit, it will not be able to enter the IRQ for processing. The same is true for sub-interrupt sources.

Its code:

For 6410:

Open the S3C6410X file and go to the Vectored Interrupt Controller section.

6410 and 210 use vector interrupts.

Which register should be used to mask a register in 6410? In 6410, the interrupt sources are divided into two groups, group 0, VIC0 and group 1, VIC1;

Write all 1s into these two registers.

6410 Code:

210 is very similar to 6410!!


Reference address:Part5 Core initialization_lesson4---Disable interrupts

Previous article:Part5 Core initialization_lesson4---turn off mmu
Next article:Part5 Core initialization_lesson3---turn off the watchdog

Latest Microcontroller Articles
Change More Related Popular Components

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号