S3C2440-11.und exception-EEWORLD

Collect

5. Trigger und in the relocated code and an exception occurs

6. After an exception occurs, the CPU is forced to jump to the interrupt vector table at 0X4 to execute! ! ! Note that here it jumps back to the program at 0X4 before relocation to execute

7. Still find ldr pc, =und_addr in the original program and jump to the relocation (SDRAM) code to execute the interrupt exception program

8. After executing the interrupt exception program, return to the site to continue execution

question

Only by adding bl print1 before und can the program be executed normally, why???

Solved:

The reason is the undefined instruction: 0Xdeadc0de. This is actually a conditional execution statement. It is because bl print1 happens to meet the conditions that bl print1 must be added. Just change the undefined instruction to 0Xeeadc0de.

Question link address: https://mp.weixin.qq.com/s/lJ3hzWPVt1HcR9L2cK0LoA

[1] [2]

Keywords：S3C2440 Reference address：S3C2440-11.und exception

Previous article：S3C2440—12.Key interrupt
Next article：ARM—Exception interrupt handling

Recommended ReadingLatest update time:2024-11-16 14:40

S3C2440+ADS1.2+H_JTAG realizes single-step debugging

1: Set H_JTAG as follows: Make it appear 2: Debug in ADS, the AXD debugging interface appears, set the connection target version Then download the image file Next, you can debug step by step to observe the changes on TQ2440 Now I just follow other people

[Microcontroller]

S3C2440 GPIO example simulation analysis in ISRAM

Run the LED program on the mini2440 (S3C2440) board to make GPB5 output low level and light up the LED. Simulate code in ISRAM 1. The complete program of Led_on.s is as follows code: --------------------------------led_on.S------------------ ---------------------------------- PRESERVE8 ; Keep the stack 8

[Microcontroller]

s3c2440 bare metal-memory controller (4. SDRAM principle-how the CPU accesses sdram)

1.SDRAM principle black (1) SDRAM internal storage structure: (2) Let’s look at the SDRAM schematic diagram connected to 2440: SDRAM pin description: A0-A12: Address bus D0-D15: data bus (bit width 16, 2 slices cascaded into bit width 32) BA0-BA1: bank selection nSCS: Chip Select nSRAS: row address selection nSCA

[Microcontroller]

s3c2440 bare metal-memory controller (4. SDRAM principle-how the CPU accesses sdram)

A Design Scheme for Digital Voltage-stabilized Power Supply in Test System

　　0 Introduction 　　DC regulated power supply is a relatively common electronic device, which has been widely used in many fields such as electronic circuits, experimental teaching, scientific research, etc. In recent years, embedded technology has developed extremely rapidly, and highly integrated processors with si

[Microcontroller]

A Design Scheme for Digital Voltage-stabilized Power Supply in Test System

s3c2440 bare metal-clock programming (1. Introduction to 2440 clock system)

1. Bus framework The figure below is the bus framework of 2440, which includes AHB (Advanced High performance Bus) high-speed bus and APB (Advanced Peripheral Bus) peripheral bus. Different buses correspond to different clocks. SOC - FCLK AHB - HCLK APB - PCLK in: 1. Those using the AHB bus include: LCD controller,

[Microcontroller]

s3c2440 bare metal-clock programming (1. Introduction to 2440 clock system)

S3C2440 serial communication basic function code

Function: Send out the content received through the serial port. What you see on the PC is that what you input in the serial communication software will be displayed in real time. Main file: serial.c 1 //The most commonly used registers are ULCON, UCON, UBRDIV, UTRSTAT, UTXH,

[Microcontroller]

s3c2440 Storage System and I/O Space

I have been using the Friendly Arm board for a while. I have gradually forgotten the knowledge of the storage system and I/O space. The reason is that when I was doing other development, I always used the built-in startup code and never cared about the storage space configuration of the board. Recently, I was working o

[Microcontroller]

Porting FreeRTOS on S3C2440

Introduction: FreeRTOS-Kernel V10.5.1 | gcc version 6.5.0 (crosstool-NG 1.24.0) Modified the official ARM7_LPC2000 porting template file (FreeRTOS-Kernel/portable/GCC/ARM7_LPC2000) to use heap4. Migration Scheduler: Initialize a timer to provide the system heartbeat clock. Select the initialization pe

[Microcontroller]

Popular Resources
Popular amplifiers