This is the onboard SRAM, which belongs to the external SRAM. The starting address is 0x68000000. I don’t understand why this address is used.
This is the SRAM inside the core, which is divided into two parts: normal memory, starting at address 0x20000000, totaling 128KB, which can be accessed by any peripheral, and CCM memory, starting at address 0x10000000, totaling 64KB, but can only be accessed by the CPU.
In the memory management experiment, we mainly used the malloc and free functions to apply for and release memory. After using malloc to apply for memory, the returned value is the first address after the application. At the same time, after applying for an address and pointing the pointer to the address, the application must be freed after using it once, otherwise it will cause the so-called "memory leak". Over time, it will affect the use of memory.
I am using Atom's program. Regarding the final definition of memory, Atom uses three arrays to represent the starting address and size respectively. It makes me dizzy, but I can still understand it by looking back step by step.
Previous article:stm32 serial port dma receives asynchronous data
Next article:STM32 simulated I2C program
Recommended ReadingLatest update time:2024-11-16 12:24
- Popular Resources
- Popular amplifiers
Professor at Beihang University, dedicated to promoting microcontrollers and embedded systems for over 20 years.
- Innolux's intelligent steer-by-wire solution makes cars smarter and safer
- 8051 MCU - Parity Check
- How to efficiently balance the sensitivity of tactile sensing interfaces
- What should I do if the servo motor shakes? What causes the servo motor to shake quickly?
- 【Brushless Motor】Analysis of three-phase BLDC motor and sharing of two popular development boards
- Midea Industrial Technology's subsidiaries Clou Electronics and Hekang New Energy jointly appeared at the Munich Battery Energy Storage Exhibition and Solar Energy Exhibition
- Guoxin Sichen | Application of ferroelectric memory PB85RS2MC in power battery management, with a capacity of 2M
- Analysis of common faults of frequency converter
- In a head-on competition with Qualcomm, what kind of cockpit products has Intel come up with?
- Dalian Rongke's all-vanadium liquid flow battery energy storage equipment industrialization project has entered the sprint stage before production
- Allegro MicroSystems Introduces Advanced Magnetic and Inductive Position Sensing Solutions at Electronica 2024
- Car key in the left hand, liveness detection radar in the right hand, UWB is imperative for cars!
- After a decade of rapid development, domestic CIS has entered the market
- Aegis Dagger Battery + Thor EM-i Super Hybrid, Geely New Energy has thrown out two "king bombs"
- A brief discussion on functional safety - fault, error, and failure
- In the smart car 2.0 cycle, these core industry chains are facing major opportunities!
- The United States and Japan are developing new batteries. CATL faces challenges? How should China's new energy battery industry respond?
- Murata launches high-precision 6-axis inertial sensor for automobiles
- Ford patents pre-charge alarm to help save costs and respond to emergencies
- New real-time microcontroller system from Texas Instruments enables smarter processing in automotive and industrial applications
- Reduce the allegro brd layout file version from 17.2 to 16.6
- UWB Market Outlook
- FPGA Design Rules
- Can single-threaded applications develop asynchronous tasks? How does the ACE JS framework do it?
- Protel/AD design software removes text
- 【FAQ】How to quickly understand LP50xx devices?
- 【GD32L233C-START Review】6. Make a simple host computer for HID devices
- Inventory of common problems and solutions of crystal oscillators
- Share a MSP430 emulator firmware downgrade software
- 485 communication control problem of LPC824.