page23
GPIO0M bit0 is the GPIO port 0 mode select. When it is 0, GPIO is accessed through the APB address (Legacy GPIO). When it is 1, high-speed GPIO port 0 is enabled and GPIO is accessed through the on-chip storage area (Fast GPIO).
Pin function select register
Page67
PINSEL0 and PINSEL1
The PINSEL0 and PINSEL1 registers control the function of each pin (see Table 62 and Table 63 of the datasheet). The direction control bit of the IO0DIR register is only valid when the GPIO function of the corresponding pin is enabled. When the pin is in other functions, the CPU automatically configures the pin direction.
PINSEL0 and PINSET1 values | Function | Reset value |
00 | Main function: as GPIO pin | 00 |
01 | First multiplexing function | |
10 | Second multiplexing function | |
11 | The third multiplexing function |
32-bit register PINSEL0 corresponds to PIN0.0-PIN0.15; 32-bit register PINSEL0 corresponds to PIN0.16-PIN0.31.
GPIO control register:
Page71
Slow GPIO control register (APB access register)
register | describe | access | Reset value | address |
IOPIN | GPIO pin value register. Regardless of the direction of the pin, the current value of the pin can be read in this register | R/W | NA | 0xE002 8000 IO0PIN |
IOSET | GPIO pin set register. Writing 1 sets the corresponding pin to a high level, and writing low has no effect. | R/W | 0x0000 0000 | 0xE002 8004 IO0SET |
IODIR | GPIO pin direction control register. This register controls the direction of each pin independently, and writing 1 sets the corresponding pin to output. | R/W | 0x0000 0000 | 0xE002 8008 IO0DIR |
IOCLR | GPIO pin clear register. Writing 1 sets the corresponding pin to a low level, and writing low has no effect. | WO | 0x0000 0000 | 0xE002 800C IO0CLR |
Fast GPIO Control Registers (Local Interface Memory Access Registers – Enhanced GPIO Features)
register | describe | access | Reset value | address |
FIODIR | Fast GPIO pin direction control register. This register controls the direction of each pin independently, and writing 1 sets the corresponding pin to output. | R/W | 0x0000 0000 | 0x3FFF C000 FIO0DIR |
FIOMASK | Fast GPIO pin mask register. Any operation on the fast IO pin is only valid when the corresponding bit of this register is activated (written to 0). | R/W | 0x0000 0000 | 0x3FFF C010 FIO0MASK |
FIOPIN | Fast GPIO pin value register. | R/W | NA | 0x3FFF C014 FIO0PIN |
FIOSET | GPIO pin set register. Writing 1 sets the corresponding pin to a high level, and writing low has no effect. | R/W | 0x0000 0000 | 0x3FFF C018 FIO0SET |
FIOCLR | GPIO pin clear register. Writing 1 sets the corresponding pin to a low level, and writing low has no effect. | WO | 0x0000 0000 | 0x3FFF C01C FIO0CLR |
The FIODIR/FIOMASK/FIOPIN/FIOSET/FIOCLR registers can be half-word/byte addressed, see P74.
Previous article:LPC2103 PLL register
Next article:Implementation of UPnP automatic port mapping function based on STM32 and W5500
Recommended ReadingLatest update time:2024-11-15 15:58
Professor at Beihang University, dedicated to promoting microcontrollers and embedded systems for over 20 years.
- LED chemical incompatibility test to see which chemicals LEDs can be used with
- Application of ARM9 hardware coprocessor on WinCE embedded motherboard
- What are the key points for selecting rotor flowmeter?
- LM317 high power charger circuit
- A brief analysis of Embest's application and development of embedded medical devices
- Single-phase RC protection circuit
- stm32 PVD programmable voltage monitor
- Introduction and measurement of edge trigger and level trigger of 51 single chip microcomputer
- Improved design of Linux system software shell protection technology
- What to do if the ABB robot protection device stops
- Huawei's Strategic Department Director Gai Gang: The cumulative installed base of open source Euler operating system exceeds 10 million sets
- Download from the Internet--ARM Getting Started Notes
- Learn ARM development(22)
- Learn ARM development(21)
- Learn ARM development(20)
- Learn ARM development(19)
- Learn ARM development(14)
- Learn ARM development(15)
- Analysis of the application of several common contact parts in high-voltage connectors of new energy vehicles
- Wiring harness durability test and contact voltage drop test method
- [GD32E503 Review] 06 Review of SDIO bus driver SD card (Part 1)
- What are the advantages of Qorvo's Fusion 5G product portfolio, which won the "Global Electronics Achievement Award"?
- 【Recruitment】RF, chip, engineer
- Long-term nationwide recycling and sales of second-hand Agilent HP signal generators E4400A, E4400B, E4421, E4421B
- Tailingwei B91 Development Kit---UART_DEMO
- EEWORLD University ----TI DLP? Labs - Display
- Radio waves
- GaN voltages are getting higher? 65V GaN technology transforms the radar market: What does this mean for you?
- [Shanghai Hangxin ACM32F070 development board + touch function evaluation board evaluation] + ambient light intensity detection
- How to select ultra-low power MCU