Eggtronic launches power controller based on RISC-V architecture

Publisher:EEWorld资讯Latest update time:2022-01-06 Source: EEWORLDKeywords:RISC-V Reading articles on mobile phones Scan QR code
Read articles on your mobile phone anytime, anywhere

Igor Spinella and Nick Flaherty founded the chip company Eggtronic to develop RISC-V-based power controllers and have now raised 15 million euros.


Italian chip maker Eggtronic plans to launch a series of highly integrated AC-DC conversion control chips, and recently successfully launched the first controller based on the RISC-V core.


“QuarEgg technology was born to solve the problems of quasi-resonant and active clamping technologies,” said Igor Spinella, CEO and founder of Modena-based Eggtronic. Using zero voltage switching (ZVS) technology across the load, it can support high-efficiency chargers up to 45W.


“In the first quarter of next year we will launch SmartEgg, which is a single-stage power factor correction (PFC) and power converter. Then the next one will be ClassEgg, which is a fully resonant architecture that allows for higher power and the load can be always 50% above the nominal voltage.”


“RISC-V is not built from scratch, but we have optimized it for extensions that enable a complete environment for power conversion algorithms and support rapid implementation of the algorithms,” Spinella said.


“Quaregg is a secondary-side controller,” said Spinella. “Compared to a quasi-resonant architecture, we are able to ensure ZVS under a wide range of conditions from 1% load to full load, thus avoiding the burst mode. A controller using active clamping has higher power near full load, but can be reduced at light load, so we remove the high-voltage MOSFET, which is expensive and difficult to design. This means you can derate the secondary-side MOSFET from 100V to 60V and have better EMI, which can reduce the size of the filter and the overall size of the charger.”


“It uses the same silicon MOSFET and switch architecture, the same magnetics, and you can increase efficiency to 93% by just changing the controller to ours,” Spinella said. “That’s the same cost as a flyback architecture and 30% cheaper than an active clamp design because you can reduce the cost of the primary-side MOSFET and the filter.”


Using existing silicon devices and RM8 magnetics, the design consumes 15mW at low load at 115V and 28-30mW at 240V, and moving to GaN could further improve efficiency.


“Switching to GaN can add another 0.5% to 1%, depending on output power and switching frequency. The controller can reach 1MHz with a high-resolution timer we designed to accommodate future needs,” said Spinella.


“We always try to help our customers, and we have a power density of 25W/in3 at 100kHz, so we always try to understand the specs and choose the lowest frequency to meet the performance. In that case, choosing Gan FETs with lower parasitic capacitance for higher frequencies meant we were able to operate at 300 to 400kHz and achieve a power density of 27W/in3, using planar transformers to take full advantage of the high frequency characteristics,” he said.


Isolation between the primary and secondary sides is a key issue for the controller and is handled in different ways depending on customer requirements. “The controller is compatible with three ways of transmitting drive signals, including optocoupler, capacitor isolation, and signal transformer isolation.”


Eggtronic will offer GaN and silicon based QuarEgg+ products with power outputs of 35 W, 45 W and 60 W. Output options include USB PD, fixed voltage and CC CV modes. Development boards, integrated power controllers, a range of proprietary magnetics and comprehensive technical support and manufacturing support will also be available.


“There are a few select companies that ask us to help with mass production, and we provide mass production through CEM and the assembly companies that we like to use, we have Taiwanese, Chinese and a European contract manufacturer – there is a major Italian customer and CEM is European,” Spinella said.


The controller is currently manufactured at TSMC's 180nm process. "This is not the only possible partner, we are exploring other partners. Scaling below 90nm, 65nm could be an option, we haven't decided yet because it is about process availability. We are optimizing costs by scaling the digital part that takes up most of the chip area and halving the chip price without reducing performance."


The company is currently working with OEMs and will be looking at distribution by the end of next year, Spinella said.


“Distribution is still being planned, but at the moment we prefer to find selected key customers to increase sales, increase production capacity and reduce prices. It is expected that distribution may be easier by the end of 2022 when the first customers are in mass production,” Spinella said.

Keywords:RISC-V Reference address:Eggtronic launches power controller based on RISC-V architecture

Previous article:Peak Power vs. Average Power—How to Choose the Right Converter
Next article:OmniVision Launches 12.6V 7A Fully Integrated Synchronous Boost Converter WD31089Q

Recommended ReadingLatest update time:2024-11-16 11:31

RISC-V is really going to the sky this time
On July 25, Alibaba's semiconductor company Pingtou Ge officially released XuanTie910 RISC-V IP, which really made RISC-V popular. Now, RISC-V is really going to space. Dorian Johnson of Microchip said that Microchip is currently preparing to apply its FPGA processor using RISC-V instruction set architecture (ISA) to
[Embedded]
RISC-V is really going to the sky this time
Picocom uses Andes RISC-V core to design O-RAN SoC
Picocom has selected the AndesCore N25F RISC-V 32-bit core for its upcoming 5G small cell distributed unit (DU) system-on-chip (SoC). Picocom is a 5G O-RAN baseband semiconductor company with extensive experience in the small cell sector. Andes Technology is a leading supplier of high-performance, low-power compac
[Network Communication]
PowerVR GPU + NNA joins forces with RISC-V CPU to innovate the ecosystem
Imagination Technologies has announced that it has joined SiFive’s DesignShare ecosystem, giving system designers easy access to its industry-leading PowerVR graphics processor (GPU) and neural network accelerator (NNA) silicon intellectual property (IP) cores. PowerVR GPUs will be the first fully functional GPUs supp
[Internet of Things]
PowerVR GPU + NNA joins forces with RISC-V CPU to innovate the ecosystem
The 3rd China Embedded Operating System Technology and Industry Development Forum was changed to an online meeting
The latest agenda of the 3rd China Embedded Operating System Technology and Industry Development Forum was released (online meeting) The organizers of the 3rd Domestic Embedded Operating System Technology and Industry Development Forum and Embedded System Association Thematic Discussion Meeting (the 27th in total)
[Embedded]
The 3rd China Embedded Operating System Technology and Industry Development Forum was changed to an online meeting
Aixin Yuanzhi was selected as the preferred partner of Xuantie in 2024: developing AI computing and joining hands with RISC-V to reshape thousands of industries
China March 18, 2024 - Aixin Yuanzhi, an artificial intelligence chip R&D and basic computing platform company, announced that the second Xuantie RISC-V Ecological Conference with the theme of "Open·Connection" will be held on March 14 in Held in Shenzhen , Liu Jianwei, co-founder and vice president of Aixin Yuanzhi,
[Embedded]
Aixin Yuanzhi was selected as the preferred partner of Xuantie in 2024: developing AI computing and joining hands with RISC-V to reshape thousands of industries
Codasip and IAR team up to demonstrate dual-core lockstep technology for RISC-V
Codasip and IAR team up to demonstrate dual-core lockstep technology for RISC-V IAR's ISO 26262-certified tools support reference designs based on award-winning Codasip L31 core Nuremberg, Germany, Embedded World 2023, March 14, 2023 - Codasip and IAR have announced a new in
[Embedded]
Codasip and IAR team up to demonstrate dual-core lockstep technology for RISC-V
USilicon Technologies: Open source accelerates collaborative development of RISC-V software and hardware
From June 25 to 26, the fifth Jiwei Semiconductor Summit with the theme of "The Heart and the Core are in the Same Form, Changes are Like Kunpeng" was officially held in Haicang, Xiamen. At the EDA/IP special forum on the 26th, Wang Luye, general manager of USilicon Technology, delivered a keynote speech entitled "Ope
[Mobile phone portable]
An AI chip with more than 1,000 RISC-V cores
Esperanto Technologies, a developer of high-performance, energy-efficient machine learning (ML) inference accelerators based on the RISC-V instruction set, today announced that Dave Ditzel, the company's founder and executive chairman, detailed new details about the company's new ET-SoC-1 "supercomputer on a chip" at
[Embedded]
An AI chip with more than 1,000 RISC-V cores
Latest Power Management Articles
Change More Related Popular Components

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号