If some basic layout guidelines are not followed, PCB design can limit the performance or reduce the reliability of a Class D amplifier. Some good PC board layout practices for Class D amplifiers are described below. The STA517B (175 watts per channel) digital power amplifier with two BTL outputs is used as an example, but the basic concepts are the same for all Class D amplifiers.
Figure 1: Schematic diagram of a stereo BTL Class D power amplifier
Ground Plane
A good ground plane is the key to a quality Class D amplifier layout. If possible, the bottom layer of the board should be used as a dedicated ground plane. A complete ground plane can provide the best performance and the most reliable design. If you have to route signal or power traces on the bottom layer of the board, make them as short as possible. If necessary, in order to make the bottom layer traces short, the traces should be led back to the top layer of the board to avoid long traces on the bottom layer.
Vias are used to connect the top-layer components of the board to the ground plane on the bottom layer of the board. However, vias still block the current from flowing back to the ground plane, so these vias must be used flexibly.
The area directly under the amplifier must be copper-plated. If the amplifier has an exposed pad or plug-in on the bottom of its package, the IC must be soldered to the ground under the amplifier, which can serve as a heat dissipation area for the amplifier. In this case, the ground must be led out from directly under the IC to both sides to ensure that it is exposed. The ground under the amplifier must be punched with many vias to dissipate heat to the bottom layer of the circuit board through the vias, so it can also serve as a heat dissipation area.
It is not recommended to run signal lines directly under the amplifier. Several vias must be connected to the ground plane to ensure that the ground reference points of all devices have a direct and low-impedance path between each other. This is especially important for the output filter. All filter grounds must have a direct path back to the ground plane directly under the amplifier.
Power supply bypass capacitors
To ensure stability and suppress noise and crosstalk, it is very important to add bypass capacitors to the power supply. The output stage of the amplifier absorbs a lot of current and switches quickly. When the output switches, the parasitic inductance between the bypass capacitor and the amplifier power input pin will produce large burrs, so the parasitic inductance must be kept as small as possible. In order to reduce the resonance between the stray inductance and the bypass capacitor at the amplifier power stage, a 100nF capacitor must be used in parallel with a 1uF capacitor at each power input pin.
The 100nF capacitor must be placed as close to the IC as possible (usually no more than 2mm). Also, as shown in Figure 1, the bypass capacitor must be on the same layer as the IC to minimize the total path length (and stray inductance). The 1uF capacitor must be placed in sequence, close to the 100nF capacitor.
Figure 2: Using a 100nF capacitor on the bottom layer of the board for ground connection will significantly increase the total trace length and have a negative impact on board performance.
It is also necessary to use a large volume energy storage capacitor to decouple the power input of the amplifier. The capacitance of the large volume energy storage capacitor depends on the amount of current required by the amplifier. The large volume energy storage capacitor must be connected to the amplifier and the power pin in a star shape and must be as close to the amplifier as possible (ideally less than 30 mm).
Figure 3: The 100nF bypass capacitor must be placed close to the IC.
Figure 4: The 1uF capacitor should be placed after the 100nF capacitor and connected to the ground plane on the bottom of the circuit board through vias.
Previous article:A mixed-signal universal battery charger design
Next article:Design and simulation of low voltage driven RF MEMS switch
Recommended ReadingLatest update time:2024-11-15 13:37
- MathWorks and NXP Collaborate to Launch Model-Based Design Toolbox for Battery Management Systems
- STMicroelectronics' advanced galvanically isolated gate driver STGAP3S provides flexible protection for IGBTs and SiC MOSFETs
- New diaphragm-free solid-state lithium battery technology is launched: the distance between the positive and negative electrodes is less than 0.000001 meters
- [“Source” Observe the Autumn Series] Application and testing of the next generation of semiconductor gallium oxide device photodetectors
- 采用自主设计封装,绝缘电阻显著提高!ROHM开发出更高电压xEV系统的SiC肖特基势垒二极管
- Will GaN replace SiC? PI's disruptive 1700V InnoMux2 is here to demonstrate
- From Isolation to the Third and a Half Generation: Understanding Naxinwei's Gate Driver IC in One Article
- The appeal of 48 V technology: importance, benefits and key factors in system-level applications
- Important breakthrough in recycling of used lithium-ion batteries
- LED chemical incompatibility test to see which chemicals LEDs can be used with
- Application of ARM9 hardware coprocessor on WinCE embedded motherboard
- What are the key points for selecting rotor flowmeter?
- LM317 high power charger circuit
- A brief analysis of Embest's application and development of embedded medical devices
- Single-phase RC protection circuit
- stm32 PVD programmable voltage monitor
- Introduction and measurement of edge trigger and level trigger of 51 single chip microcomputer
- Improved design of Linux system software shell protection technology
- What to do if the ABB robot protection device stops
- How Lucid is overtaking Tesla with smaller motors
- Wi-Fi 8 specification is on the way: 2.4/5/6GHz triple-band operation
- Wi-Fi 8 specification is on the way: 2.4/5/6GHz triple-band operation
- Vietnam's chip packaging and testing business is growing, and supply-side fragmentation is splitting the market
- Vietnam's chip packaging and testing business is growing, and supply-side fragmentation is splitting the market
- Three steps to govern hybrid multicloud environments
- Three steps to govern hybrid multicloud environments
- Microchip Accelerates Real-Time Edge AI Deployment with NVIDIA Holoscan Platform
- Microchip Accelerates Real-Time Edge AI Deployment with NVIDIA Holoscan Platform
- Melexis launches ultra-low power automotive contactless micro-power switch chip
- MSP430Ware Software Library
- South Korea LG 28G Transceiver AiP Antenna 5G Application
- Can the life of a transparent LED display really reach 100,000 hours?
- Reading Notes on the Good Book "Operational Amplifier Parameter Analysis and LTspice Application Simulation" 02 DC Bias
- Does anyone know how to initialize the input capture function of GD32?
- EEWORLD University ---- SPICE teaching video based on Ispice and Hspice (Yuan Ze University)
- [Homemade] 8A high power adjustable power supply
- Design of an intelligent water quality detector based on Gizwits Cloud
- 【ufun learning】Learning 5: "Basic Example 4 - USB Serial Port and PC Communication"
- [Sold] ST P-NUCLEO-IHM001 Brushless Motor Development Kit for Sale