Article count:1135 Read by:1428823

Featured Content
Account Entry

Registration is open! 2018 Cadence & Arm Joint Seminar

Latest update time:2018-08-29
    Reads:

2018 Cadence & Arm Joint Seminar

Use Cadence tools to accelerate Arm system design and implementation

Welcome to join Cadence and Arm’s joint technology seminar! The seminar content includes the latest Arm® CPU, graphics, artificial intelligence, high-performance computing, advanced process node innovation and Cadence® digital implementation tools. Attendees can listen to keynote speeches from Arm and key local customer executives, and learn in-depth about how to balance power consumption and performance when using the latest Arm CPU and GPU products, as well as 7nm power grid and voltage drop optimization in technical exchange sessions. This seminar is the best opportunity to communicate and learn with experts related to the latest technologies of Arm and Cadence®.


Dates and Locations:

September 18, Shanghai Station


Evergreen Laurel Hotel Shanghai Pudong 2nd Floor Laurel Hall 1

Address: No. 1136, Zuchong Road, Pudong New Area, Shanghai


Long press to identify the QR code on the right

Register for Shanghai Station


September 20, Beijing Railway Station


Cedar Hall, fifth floor, Sheraton Beijing Jinyu Hotel

Address: No. 36, North Third Ring East Road, Dongcheng District, Beijing


Long press to identify the QR code on the right

Register for Beijing Station


Agenda (subject to change)

Time

Session

08:30 09:30

Registration and Coffee

09:30 – 10:00

Arm Keynote on Industry Trends and  Technology

10:00 – 10:30

Customer Keynote

10:30 – 11:15

Maximizing PPA on Arm Cortex®-A76  High-Performance CPU Using the Latest Cadence 7nm Tools and Flow

11:15 – 12:00

7nm Power Grid and IR Drop  Optimization Using Cadence Innovus™/Voltus™/Pegasus™ Integrated Solution

12:00 – 13:00

Lunch

13:00 – 13:45

Configuring and Implementing  High-Performance Arm Servers and Networking SoCs for Infrastructure

13:45 – 14:30

AI Chip Implementation Challenges  and Solutions

14:30 – 15:00

Break

15:00 – 15:45

Optimizing Power from Architecture  to Final Silicon

15:45 – 16:30

Designing Arm Mali™-G72 GPU Using  Arm 7nm Libraries with Cadence Solutions

16:30 – 16:45

Closing Remarks and Lucky Draw


The conference is free to attend, seats are limited, so register as soon as possible!

Conference consultation: event_cn@cadence.com

* All registrations are subject to review. After passing, you will receive a check-in QR code text message *


Latest articles about

 
EEWorld WeChat Subscription

 
EEWorld WeChat Service Number

 
AutoDevelopers

About Us Customer Service Contact Information Datasheet Sitemap LatestNews

Room 1530, Zhongguancun MOOC Times Building,Block B, 18 Zhongguancun Street, Haidian District,Beijing, China Tel:(010)82350740 Postcode:100190

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号