pdf

Calculation of Intermodulation Distortion in CMOS Transconductance Stage

  • 2013-09-17
  • 226.11KB
  • Points it Requires : 2

Calculation of Intermodulation Distortion in CMOS Transconductance Stage:Abstract—The linearity of the transconductance stage is ofmajor concern in the design of some analog circuits. In thispaper, Volterra series expansion is used to compute theintermodulation distortion of high frequency CMOStransconductance stage with source degeneration resistor. TheMOS model used in this paper includes short-channel effectsand gate-source capacitance, gate-drain capacitance, outputresistance of MOS transistor. Analytical results are compared with simulation results and the influences of circuit parameters on circuit linearity are discussed.

unfold

You Might Like

Uploader
jujuyaya222
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×