LF347BDE4 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Analog mixed-signal IC> Amplifier circuit> LF347BDE4

LF347BDE4: DescriptionQUAD OP-AMP, 7000uV OFFSET-MAX, 3MHz BAND WIDTH, PDSO14, GREEN, PLASTIC, MS-012AB, SOIC-14; CategoryAnalog mixed-signal IC Amplifier circuit; File Size387KB，10 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/; Environmental Compliance

Stay tuned Parametric

LF347BDE4 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	LF347BDE4	-	-	View	Buy Now

LF347BDE4 Overview

QUAD OP-AMP, 7000uV OFFSET-MAX, 3MHz BAND WIDTH, PDSO14, GREEN, PLASTIC, MS-012AB, SOIC-14

LF347BDE4 Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Texas Instruments
Parts packaging code	SOIC
package instruction	SOP, SOP14,.25
Contacts	14
Reach Compliance Code	unknown
ECCN code	EAR99
Amplifier type	OPERATIONAL AMPLIFIER
Architecture	VOLTAGE-FEEDBACK
Maximum average bias current (IIB)	0.0002 µA
Maximum bias current (IIB) at 25C	0.0002 µA
Minimum Common Mode Rejection Ratio	80 dB
Nominal Common Mode Rejection Ratio	100 dB
frequency compensation	YES
Maximum input offset current (IIO)	0.004 µA
Maximum input offset voltage	7000 µV
JESD-30 code	R-PDSO-G14
JESD-609 code	e4
length	8.65 mm
low-bias	YES
low-dissonance	NO
Humidity sensitivity level	1
Negative supply voltage upper limit	-18 V
Nominal Negative Supply Voltage (Vsup)	-15 V
Number of functions	4
Number of terminals	14
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Encapsulate equivalent code	SOP14,.25
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
method of packing	TUBE
Peak Reflow Temperature (Celsius)	260
power supply	+-15 V
Certification status	Not Qualified
Maximum seat height	1.75 mm
minimum slew rate	8 V/us
Nominal slew rate	13 V/us
Maximum slew rate	11 mA
Supply voltage upper limit	18 V
Nominal supply voltage (Vsup)	15 V
surface mount	YES
technology	JFET
Temperature level	COMMERCIAL
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Nominal Uniform Gain Bandwidth	3000 kHz
Minimum voltage gain	25000
width	3.9 mm

Recommended Resources

TDA1552Q power amplifier circuit diagram

Zener diode overvoltage protection circuit 01

Stabilized power supply with overvoltage protection circuit diagram

p4 478 chip pin distribution diagram

100MHz high precision crystal oscillator

Receiving circuit composed of TDA7021T

Playing with Zynq Serial 2——GPIO peripherals of Zynq PS: Overview TheZynq GPIO peripheral controls up to 54 MIO pins and can also be connected to the PL through the EMIO interface (supporting up to 64 input pins or 128 output pins). The GPIO peripheral can ...; ove学习使我快乐 FPGA/CPLD

Ask the big guy, about the problem of DS1302: I have been making instruments recently. I have made several DS1302s with existing chips. They all worked properly. Then I didn't have enough new DS1302s, so I bought a domestic DS1302 from a gold med...; 一杆大大大烟枪 51mcu

Why is DS heavily doped in the MOS tube structure?: I watched Razavi's video and he said that the purpose of heavy doping is to make good contact with silicon and avoid diode and rectifying junction. Is this diode BS BD? And what is the reason for good...; lx331lx Analog electronics

The free evaluation Perf-V development board has been successfully ported and run on the Wujian100 platform: Click here to apply for a free Perf-V development boardPingtou Ge Wujian100 was successfully deployed on Perf-V.Recently, Pengfeng Technology completed the deployment of Pingtou Ge wujian100 soft core...; EEWORLD社区 FPGA/CPLD

[Goodbye 2021, Hello 2022] Keep a low profile, face reality, and keep moving forward for your dreams: 2021, the Year of the Zodiac It is said that people have a hard time in their birth year. Looking back in my memory, it seems to be true. 2021 feels a bit tiring In terms of life, the child is growing...; se7ens Talking

How to display black text on white background in FPGA?: Let's take a look...; 我看看啊 FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components