Home > Control Circuits >Timing Circuits > Digital long delay circuit

Digital long delay circuit

Source: InternetPublisher:JFET Updated: 2019/09/23

General long delay circuits usually rely on electrolytic capacitors or high impedance circuits. This type of delay circuit has poor stability and low delay accuracy. 数字式长延时电路 What is given here is a digital long delay circuit that completely abandons large electrolytic capacitors and high impedance circuits, and has high delay accuracy. The core of the circuit is the integrated block MC14521B, which is a 24-level frequency division circuit that contains an inverter that can form an oscillation circuit. If the trigger input terminal is grounded or no signal is added, the circuit enters the delay state, and the delay time is adjusted by the range switch X and the 100KΩ potentiometer. If X is connected to point A, the delay is 1 minute 40 seconds to 18 minutes 30 seconds, and if X is connected to point B, the delay is 13 minutes 20 seconds to 2 hours 28 minutes. When X is connected to point C, the delay is 1 hour 47 minutes to 20 hours. The specific delay time is set by the 100KΩ potentiometer. If a longer delay is required, a larger capacitor can be used instead of the 39nF capacitor. At this time, the delay can reach more than a week. Adding a positive signal to the trigger output will reset the frequency divider in 4521B. The delay is reliable and stable, and it is recommended to be powered by a 6-15V regulated power supply. The prototype is powered by a 12V power supply.

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号