Home > Basic Circuits >General Knowledge > FPGA Features and Architecture

FPGA Features and Architecture

Source: InternetPublisher:supremeOne Keywords: fpga programmable device Updated: 2025/01/16

FPGA (Field Programmable Gate Array) is a product that is further developed on the basis of programmable devices (such as PAL, GAL, CPLD, etc.). It is developed as a semi-custom circuit in the field of ASIC, which not only solves the shortcomings of custom circuits, but also overcomes the limitations of the original programmable device gate circuit. It is the main hardware platform for digital system design today. Its main feature is that users can configure and program it completely through software to complete specific functions. And it can be erased repeatedly.

In modification and upgrading, there is no need to make additional changes to the PCB circuit board, but only to modify and update the program in the computer, making the hardware design work become software development work. This shortens the system design cycle, improves the flexibility of implementation, and reduces costs.

Characteristics of FPGA

1. High performance and real-time performance

Since FPGA chips are implemented by millions of logic units, they have parallel processing capabilities and run much faster than microcontrollers and DSPs.

2. High integration performance

FPGA can embed hard/soft IP cores internally according to user needs to meet different requirements. The use of SOPC technology can save the area of ​​the target hardware.

3. High reliability and low cost

Today's FPGA chips are 100% tested before leaving the factory, which means that designers do not need to bear the production costs of the chips.

4. High flexibility and low power consumption

FPGA is field programmable. Users can repeatedly program, erase, use or use different designs to implement different functions, while the peripheral circuit remains unchanged. This brings great convenience to product upgrades and maintenance.

FPGA Architecture

FPGA uses the concept of logic cell array (LCA), which includes configurable logic modules CLB (Configurable Logic Block), input/output blocks (IOB), interconnects and static memory SRAM for storing programming data.

pYYBAGSibMiAevXIAADJyFzRLOI038.png

1. Programmable logic module load balancing

CLB is the basic unit of logic function, usually arranged in a regular array and scattered throughout the chip. Load balancing generally consists of logic function generators, triggers, data selectors, etc. Function generators are used to implement any combination of n input variables.

poYBAGSibMSAFaq9AACBpLr5Crc942.png

2. Input/Output Module (IOB)

IOB provides connection between device pins and internal logic array, mainly composed of input generator, input buffer, output trigger/latch and output buffer, which can be defined as input/output with bidirectional I/O function. When defined as input, the signal through the pin is first sent to the input buffer, which is divided into two channels, one is sent directly to the MUX channel, and the other is sent to the input path D flip-flop after a delay. Then it is sent to the data selector, which determines whether the CLB array is sent to the input buffer or triggered according to different control information.

3. Programmable interconnection resources infrared

IR can be connected between CLB and CLB or between CLB and IOB. IR is mainly composed of many metal segments. These metal segments have programmable switches and can connect various circuits through automatic wiring. The internal lines of the chip are divided by length: single-length line (a), double-length line (b) and long line (c).

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号