1725 views|0 replies

3836

Posts

19

Resources
The OP
 

Cache miss categories of the C6000 series [Copy link]

Cache miss categories:

Distinguishing the types of misses and the causes of misses can help you choose appropriate measures to reduce or avoid misses. There are three common types of misses.

1. Conflict miss: Data is evicted due to conflict. That is, the memory location currently accessed by the CPU is mapped to the same set as the memory location just cached. In this way, due to the conflict, the row is evicted before being reused, resulting in a miss. It is precisely because of the occurrence of conflict miss that the set-associative solution is derived.

2. Capacity miss: When a conflict miss occurs, if it is caused by the cache capacity being too small and exhausted, all line frames have been allocated when the miss occurs, and the miss caused by this is called capacity miss. The solution to capacity miss is generally to reduce the amount of data per operation. From the hardware design point of view, the cache capacity should be increased as much as possible.

3. Compulsory miss: Also called "first reference miss". It occurs when data is cached from lower-level memory for the first time. This kind of miss is unavoidable, so it is called a compulsory miss.

This post is from DSP and ARM Processors
 

Just looking around
Find a datasheet?

EEWorld Datasheet Technical Support

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
快速回复 返回顶部 Return list