MAXREFDES43# is an I 2 C- based security certification reference design for security certification between peripherals and Xilinx FPGA . Using the provided example code, the FPGA performs a challenge-response sequence with the DS28C22 to ensure the authenticity of the module, peripheral, or subsystem. DS28C22 communicates through the I 2 C bus and provides a standard communication interface . MAXREFDES43# is equipped with Pmod™ connectors for immediate testing with Avnet ZedBoard™. The simplicity of the design ensures rapid adaptation to any peripheral requiring security.
Please see the Details tab for more information . Design files including schematics, PCB files and bills of materials (BOM) can be downloaded from the Design Resources tab . Upon request, firmware is available upon signing of a non-disclosure agreement.
SHA-256 security authentication
I 2 C interface
Source code example
Pmod compatible specifications
Strong encryption security authentication
With hardware acceleration for fast performance
Strong encryption security authentication
With hardware acceleration for fast performance
Devices | Class | introduce | Datasheet |
---|---|---|---|
DS28C22 | DeepCover secure memory with I2C SHA-256 and 3Kb user EEPROM | Download |
All reference designs on this site are sourced from major semiconductor manufacturers or collected online for learning and research. The copyright belongs to the semiconductor manufacturer or the original author. If you believe that the reference design of this site infringes upon your relevant rights and interests, please send us a rights notice. As a neutral platform service provider, we will take measures to delete the relevant content in accordance with relevant laws after receiving the relevant notice from the rights holder. Please send relevant notifications to email: bbs_service@eeworld.com.cn.
It is your responsibility to test the circuit yourself and determine its suitability for you. EEWorld will not be liable for direct, indirect, special, incidental, consequential or punitive damages arising from any cause or anything connected to any reference design used.
Supported by EEWorld Datasheet