Training

Location:Training / Embedded Development / Embedded operating system / Operating System (Xiang Yong and Chen Yu, Tsinghua University) / virtual file system

You can log in to your eeworld account to continue watching：
virtual file system
Login

Duration：6 minutes and 23 seconds
Date：2020/10/11

Uploader：桂花蒸

Introduction

keywords： operating system OS

The operating system is the core system software in the computer system that is responsible for managing various software and hardware resources, and provides a good environment for application software to run. Mastering the basic principles of operating systems and their core technologies is a basic requirement for undergraduate computer science graduates from research-oriented universities. This course is a core course for computer majors. It uses mainstream operating systems as examples and the teaching operating system ucore as the experimental environment. It teaches the concepts, basic principles and implementation techniques of operating systems, and prepares students for the research and development of operating system software and the full use of operations. System functions to lay a solid foundation for application software research and development. Course wiki page: http://os.cs.tsinghua.edu.cn/oscourse/OS2018spring Course Q&A and communication area: https://piazza.com/tsinghua.edu.cn/spring2015/30240243x/home

You Might Like

Recommended Posts

[October DIY] Write a super simple CPU: FPGA's processing power is powerful, but when performing programmed tasks, using state machines to implement them is sometimes not as simple as writing programs in CPUs. In FPGAs, you can also use log; cruelfox DIY/Open Source Hardware

Please help opening a schematic file: I have a CC3200 schematic file that needs to be opened, but it is in BRD format. To import it into AD, I need to install Cadence Allegro. However, I have found several versions (16.2, 16.5) and instal; hf274877213 PCB Design

[Project source code] [Modelsim FAQ] Port 'xxxx' not found in the connected module: This article and design code were written by FPGA enthusiast Xiao Meige. Without the author's permission, this article is only allowed to be copied and reproduced on online forums, and the original au; 小梅哥 Altera SoC

An error in the CC3200 Out of Box Application example: When I first saw the temperature in the Out of Box example, I wondered if the temperature sensor was broken. Then I thought that the temperature unit might be Fahrenheit. For people who are used to us; littleshrimp RF/Wirelessly

crc16 source code sharing: // Copyright 2007 Altera Corporation. All rights reserved. // Altera products are protected under numerous U.S. and foreign patents, // maskwork rights, copyrights and other intellectual property laws; eeleader FPGA/CPLD

[FPGA Design Problem] Three signal edges in the sensitivity list in Verilog: Data is sent when the rising edge of clock clk and signal A is high at the same time, but signal A has a fixed cycle (maintaining the high of 8 clocks), but when the rising edge of clock clk happens,; eeleader FPGA/CPLD

Recommended Content

Hot VideosMore

Hot ArticlesMore

Circuit

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews

Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函

京公网安备 11010802033920号