• Duration:27 minutes and 18 seconds
  • Date:2015/04/13
  • Uploader:chenyy
Introduction
The composition of digital systems in FPGA and key points of combinatorial logic design
Key points of sequential logic design
Types and uses of modules
Why Verilog can support
Verilog modules for large-scale design of RAM and stimulus sources How to call RAM top-level test Verilog modules
in Quartus II Composition and combination of digital logic circuits Logic example (1):: 8-bit data path controller Combinational logic example (2): An 8-bit three-state data path controller Switch logic application examples and delay issues Why should static random access memory (SRAM) design a finite state machine (1 ) Finite state machine representation method Global clock king and balanced tree structure Avoid risky competition and pipeline Example 1: Use gate-level structure to describe D flip-flop; Example 2: Write test module to check whether the design is correct through simulation; Example 3: Designed by modules to form a higher-level module; Example 4: D flip-flop with asynchronous reset terminal. Example: Implementation and testing of T flip-flops and counters Example: Design of a 4-bit full adder and instruction decoding circuit using a one-bit full adder Example: Testing of the instruction decoding circuit HDL models at different abstraction levels in FPGA design: System Level, algorithm level, register transfer level, gate level, switch level Key points of sequential logic design Top-level testing Verilog module in FPGA design



















Unfold ↓

You Might Like

Recommended Posts

Have you noticed that RISC-V has begun to show its strength in the energy field, eating up the cake at a rapid speed?
Last week, China's high-performance RISC-V pioneer Semiconductor shared newsPioneer Semiconductor and Dongfang Electronics Group reached a strategic cooperation to enable the rapid development of Chin
nmg Domestic Chip Exchange
Arteli-Migration Manual_SXX32F0xx&GX32F3x0_to_AT32F415_V1.0
火辣西米秀 Domestic Chip Exchange
MSP430 MCU Development Record (22)
[b][color=#5E7384]This content is originally created by EEWORLD forum user [size=3]tiankai001[/size]. If you need to reprint or use it for commercial purposes, you must obtain the author's consent and
tiankai001 Microcontroller MCU
Encountered a difficulty, two 8-bit data failed to be spliced into a 16-bit data
The data sent from the microcontroller serial port 2 is of unsigned char type and is stored in an array unsigned char xdata Rec_Buf2[50]:The data in Rec_Buf2[50] is: DD 03 00 1B 0B 60 00 00 00 F8 01 0
mige062 51mcu
What should I pay attention to when porting the program from STM32L151C8T6 to STM32F103C8T6?
What should I pay attention to when porting the program from STM32L151C8T6 to STM32F103C8T6?
dianhang stm32/stm8
Is this also called RT-THREAD routine? ??? ???
As we all know, the operating system has to create a stack area and has its own tasks, but I saw a routine today as follows:#include rtthread.h #include rtdevice.h #include board.h #include drv_lcd.h
ddllxxrr Real-time operating system RTOS

Recommended Content

Circuit

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号