Realization of Track Frequency Shift Signal Demodulation Based on DSP

Publisher:美人如玉剑如虹Latest update time:2011-04-26 Source: 电子科技Keywords:DSP Reading articles on mobile phones Scan QR code
Read articles on your mobile phone anytime, anywhere
This paper adopts the single-chip DSP device TMS32F2812. Through the study of the track frequency shift signal demodulation algorithm, the designed system has the advantages of high integration, good real-time performance, strong anti-interference ability and high reliability.

1 Overall design of the system

The system uses TMS32F2812 processor chip with a main frequency of up to 150 MHz and a clock period of 6.67 ns. It has 2×8 ADC conversion channels, SPI serial port, two 1 kb×16 SARAM modules, etc. These modules are easy to implement ADC sampling, data exchange between master and slave control chips, and large-capacity SARAM space required for FFT transformation.

The overall design of this system is shown in Figure 1. Dual-machine hot standby is adopted, and the two channels simultaneously sample and demodulate the conditioned FSK signal and output it in a more consistent manner, which can improve the reliability of the system.

2 Main technical implementation

2.1 Signal Conditioning

Signal conditioning mainly uses low-pass filters. The design of low-pass filters uses MicroChip filter design software FilterLab. The software only needs to input the passband frequency and the order of the filter to generate the corresponding circuit diagram, eliminating the complex calculations in filter design. Figure 2 shows a Butterworth low-pass filter generated by FilterLab software, with an order of 4 and a passband frequency of 4,000 Hz. The figure shows the recommended values ​​of the filter capacitors and resistors.

2.2 Signal Sampling Design

Due to the use of the internal A/D of TMS320F2812, in actual application, it is found that the internal A/D sampling error is large, up to 9%, which is far from meeting the sampling accuracy requirements and needs to be corrected by software. First, select any two channels of the ADC as reference input channels, and input known DC reference voltages respectively. Obtain the conversion value by reading the corresponding result register. The correction gain and correction offset of the ADC module can be obtained using the two sets of output values, and then use these two values ​​to compensate for the conversion data of other channels. The specific compensation formula is shown in equations (3) to (6)

[page]

2.3 Signal Processing Module Design

The signal processing module is mainly composed of undersampling, FFT transformation and Rife frequency adjustment. The flow of the signal processing module is shown in Figure 3, where shifting, filtering, decimation and FFT constitute Z-EFT.

The FFT function library of TI is used in the FFT transformation. The FFT program is modularized, which is easy to modify a large number of FFT transformations, and has fast operation speed and high execution efficiency. The FFT transformation mainly consists of module initialization and FFT calculation.

After FFT transformation, there are two sampling points in the frequency main lobe, and the center frequency must be between these two points. Using the Rife frequency estimation method for spectrum analysis can obtain accurate frequency estimation values. The Rife frequency estimation method uses the maximum value G(k) of the absolute value of the spectrum for comparison, and obtains the maximum value |G(k)| in k=[0, (N-1)/2], and compares |G(k-1)| and |G(k+1)|. If |G(k-1)|<|G(k+1)|, then α=-1, otherwise α=1. The spectrum estimation value is shown in formula (9), where fs is the sampling frequency.

3 Experimental data analysis

The low frequency and carrier frequency measurement data of ZPW-2000A are shown in Table 1.

According to the measurement data, the carrier frequency error is within 0.2 Hz and the low-frequency frequency error is within 0.02 Hz, and the accuracy is higher than the relevant regulations of the Ministry of Railways.

4 Conclusion

Demodulate the frequency shift keying signal of ZPW-2000A, directly perform FFT transformation on the carrier frequency, and measure the carrier frequency; then perform shifting, filtering, FFT transformation and Rife frequency adjustment to demodulate the low frequency. The demodulated frequency is very high, and the FFT algorithm uses the TI algorithm library, which has high operating efficiency and strong real-time performance. This system uses dual-machine hot standby to improve the reliability of the equipment.

Keywords:DSP Reference address:Realization of Track Frequency Shift Signal Demodulation Based on DSP

Previous article:Design of weighing controller based on DSP
Next article:How to achieve high-performance DSP processing

Recommended ReadingLatest update time:2024-11-16 17:43

Integrated tools improve embedded DSP system design and automation
The traditional design process of embedded DSP system usually consists of two stages: from concept to algorithm and from algorithm to product. Usually these two stages are independent of each other and completed by different design teams. In the traditional design process, manual conversion and connection between
[Embedded]
Vehicle collision sound detection device based on DSP and vehicle noise signal
0 Introduction This paper uses wavelet analysis and pattern recognition methods to analyze vehicle noise signals and designs a vehicle collision sound detection device based on DSP . This device can effectively detect vehicle collision events and realize automatic identification of
[Embedded]
​Careful planning leads to successful real-time acoustic processing
Low-latency, real-time acoustic processing is a critical factor for many embedded processing applications, including speech preprocessing, voice recognition, and active noise cancellation (ANC). As the requirements for real-time performance in these application areas steadily increase, developers need to think strat
[Automotive Electronics]
​Careful planning leads to successful real-time acoustic processing
Research and design of brushless DC motor control system based on DSP
Introduction In recent years, with the rapid development of power electronic devices and modern control theory, brushless DC motors have been widely used in optical drives, intelligent robots, electric vehicles and other fields because they have no contact commutation device and no sparks caused by commutati
[Industrial Control]
Research and design of brushless DC motor control system based on DSP
Parallel Active Power Filter Controller Based on DSP+ARM
1 Introduction In recent years, with the widespread application of power electronic equipment and nonlinear and impact equipment, the harmonics generated in the power grid have caused serious pollution to the power grid system. Therefore, eliminating harmonic pollution in the power grid has become an important
[Embedded]
Parallel Active Power Filter Controller Based on DSP+ARM
SOPC Technology Design of Single-Chip DSP Processor Function System
Combining with the Nios II embedded soft-core processor   launched by Altera , a Nios II system SOPC solution with the functions of a conventional DSP processor is proposed; the characteristic of Nios II that it can customize fork instructions is utilized.   Complex multipliers, integer multipliers, floating-point mu
[Embedded]
SOPC Technology Design of Single-Chip DSP Processor Function System
Analysis on PHS Network Optimization of DSP Dual-mode Mobile Phone
In this paper, we mainly discuss the optimization of Xiaolingtong network (PHS, P network) and the impact of dual-mode mobile phones on Xiaolingtong network. Wireless network optimization includes the optimization of terminals, base stations and core networks. GSM (G network) and 3G (C network, including 2G IS-95) hav
[Analog Electronics]
DSP FPGA Implementation of Baseband Processing in WCDMA System
introduction With the rapid development of the Internet and the increasing demand for various wireless services, the current wireless communication network that mainly carries single voice services has become less and less suitable for people's needs. Therefore, the third-generation mobile communication system (IMT-20
[Embedded]
DSP FPGA Implementation of Baseband Processing in WCDMA System
Latest Embedded Articles
Change More Related Popular Components

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号