Design and implementation of broadband information terminal based on DSP

Publisher:NatureLoverLatest update time:2010-10-20 Source: 实验技术与管理 Reading articles on mobile phones Scan QR code
Read articles on your mobile phone anytime, anywhere

1 Introduction

With the general trend of the integration of home appliances, communications, and consumer electronics, IPTV systems based on IP broadband networks have gradually become a hot topic. IPTV (Internet Protocol TV or Interactive Personal TV), also known as interactive network television, is a new technology that uses broadband network infrastructure, generally uses IP set-top boxes as the main terminal equipment, integrates multiple technologies such as the Internet, multimedia, and communications, and provides home users with a variety of interactive digital media services including digital television through IP protocols.

This paper proposes and designs a broadband information terminal based on Blackfin BF561. The terminal adopts the most active embedded system technology in the current computer field, with a high-performance DSP processor and embedded Linux operating system as the core [1], to design and implement the broadband information terminal.

The broadband information terminal is actually a low-end IPTV set-top box that can provide users with Internet information browsing and streaming video playback services. Under the existing network conditions (mainly network bandwidth) of domestic telecom operators, the terminal can present a relatively ideal media playback effect.

The terminal has been successfully put into commercial use and has been purchased in batches in Sichuan Telecom's rural informatization project. Currently, relying on the rural comprehensive information content platform deployed by Sichuan Telecom, thousands of this broadband information terminal have been promoted to rural areas across Sichuan.

2 System Design

2.1 Overall system design

The system design principle of the DSP-based broadband information terminal is shown in Figure 1. The uClinux operating system, audio and video decoding, various network protocols, embedded browser, streaming media player, and graphical user interface are all processed by BF561, and connected to external peripheral devices through multiple communication interfaces such as PPI, SPORT, and UART.

System Design Principles of Broadband Information Terminal Based on DSP

Figure 1 Schematic diagram of broadband information terminal system design based on DSP

Blackfin BF561 is a dual-core DSP processor launched by Analog Devices in recent years for high-end multimedia applications. As a symmetric multiprocessor (SMP) device, each core of BF561 has its own high-speed L1 instruction and data memory, and the two cores share 128KB of L2 memory. Each core can access a variety of peripherals, including video interfaces, serial ports, and timers. [2] In addition, the Blackfin processor also has high-performance processor cores, high-bandwidth DMA performance, an instruction set specifically defined for enhanced video processing, efficient control processing, hierarchical memory, dynamic power management and other features. [3]

In the design, one core of the BF561 handles all "MCU-type" tasks, such as graphics overlay, network management, and process control, while running the uClinux operating system; the other core performs the main DSP functions. We also put MP3 audio decoding in the core that handles "MCU-type" tasks, while the other core only performs MPEG4 video decoding. [4]

The following describes the system host from the perspective of video flow, audio flow, and network communication.

2.1.1 Reproduction of video signals

The video signal (video, text) transmitted from the network to the local is processed by the Ethernet controller, input to BF561 through the bus, processed into ITU656 format by MPEG4 decoder, and then converted into CVBS or Y/C signal by DAC, and displayed on the TV, thus realizing the reproduction of video images. DAC uses ADV7179KCP chip from Analog Devices.

2.1.2 Audio signal acquisition and reproduction

The audio signal (MP3) transmitted from the network to the local device is processed by the Ethernet controller, input to the BF561 through the bus, processed into ITU656 format by the MP3 decoder, and then converted into an analog audio signal by the DAC for playback on the TV. The DAC uses the WM8731S chip from WOLFSON. [5]

2.1.3 Network Processing

This system adopts a single network port design. The Ethernet controller uses SMSC's LAN9115 full-duplex 16BIT Ethernet controller, which can adapt to 100Base-TX/10Base-T.

2.2 System Software Design

The system software design principle is shown in Figure 2. The system application runs on the uClinux operating system with a kernel version of 2.6.11. The terminal application uses multi-process parallelism and inter-process communication mechanisms.

System software design principles

The system software consists of drivers, kernel tasks and user programs running on the uClinux kernel.

● Kernel driver

⑴ Network driver; ⑵ PPI video output module; ⑶ SPORT0-based audio driver; ⑷ Module for interacting with another core.

● Functional modules running in kernel mode

⑴ Video decoding module based on Timer drive;

⑵Complete audio Adaptive Jitter Buffer function and audio decoding.

● User program

⑴GUI user program interface module; ⑵Embedded browser module; ⑶RTSP streaming media player module; ⑷Decoder interface, RTP/RTCP module.

3 System Practice

The terminal has been realized and has been successfully launched to the market after several rounds of system testing and quality improvement. At this stage, it has excellent cost advantages and good scalability. As shown in Figure 3, it is a screenshot of the main menu of the terminal's graphical user interface.

In the implementation process, because it is a customized design for customers, the video decoding and audio decoding are set to MPEG4 and MP3 respectively. In fact, based on the DSP characteristics of BF561, other decoders such as H264 and AVS can also be designed in the system, so as to realize broadband information terminals that support multiple decoder formats and have good scalability. In fact, many partners of Analog Devices have successfully implemented CIF/D1 decoders of MPEG4/H264 on BF561.

Screenshot of the GUI main menu

4 Conclusion

The system has obvious cost advantages. The Blackfin uClinux operating system used is provided free of charge by the technical website (http://blackfin.uclinux.org) supported by ADI; ADI also provides continuous technical support to users (such as version upgrades, new project resources, etc.) together with the website.

In fact, since the ADI BF561 naturally has the characteristics of a symmetric multiprocessor (SMP) architecture, it uses two processors connected by a high-speed channel and shares peripherals and memory space [2], allowing developers to evenly distribute a large number of computing applications to each core, thereby maximizing the use of dual-core processor resources and effectively controlling costs. On the other hand, due to the programmable nature of DSP, in addition to being able to fully utilize processor resources, this system also has significant advantages in the subsequent expansion of multiple decoding capabilities (such as AVS).

In conclusion, this paper proposes and designs a broadband information terminal based on DSP, combining the current trend of "3C" integration and the current status of IPTV technology development. The terminal has high reliability, good scalability and excellent performance-price ratio, and has been effectively verified in the market mass promotion.

Reference address:Design and implementation of broadband information terminal based on DSP

Previous article:Electromagnetic compatibility design at circuit board level for high-speed DSP systems
Next article:ADSP-TS101 with TigerSHARC structure and its application

Recommended ReadingLatest update time:2024-11-16 21:33

DSP Hardware and Software Design in IEEE1394 Video Vision System
This paper introduces the software and hardware design scheme for realizing video stream control processing function by using digital signal processor. The paper focuses on how to design DSP software and peripheral hardware to complete the detailed process of IEEE1394 device self-identification and data transmission
[Embedded]
DSP Hardware and Software Design in IEEE1394 Video Vision System
Using DSP to realize the subdivision of incremental photoelectric encoder
1 Introduction At present, grating devices are widely used as sensitive elements for speed and position measurement in various servo drives and their applications. In addition, two orthogonal square waves are widely used, and the real-time performance of the system is extremely high. Therefore, for the main processi
[Test Measurement]
Using DSP to realize the subdivision of incremental photoelectric encoder
A Method of Realizing DSP Online Debugging Using Single Chip Microcomputer
Normally, when developing and debugging a DSP system, an SRAM chip is required as an off-chip program RAM. During debugging, the corresponding simulation board is used to download the program to the SRAM, so that the DSP system can implement the corresponding operation by running the program code in the SRAM. It can
[Microcontroller]
A Method of Realizing DSP Online Debugging Using Single Chip Microcomputer
Which one has a better future: learning DSP, FPGA, or ARM?
  1. This world is really crazy. It seems that some people start learning FPGA without even knowing what the principles of FPGA are .   2. DSP is a processor with unique instructions. Although it is a general-purpose processor, it is not very "general-purpose" in reality. A person with great technical skil
[Embedded]
Expanding wearable and IoT design differentiation, starting with DSP cores
In the era of the Internet of Things , terminal product designs will be diverse. Whether in the fields of wearable products, smart homes, automotive electronics, consumer electronics or industrial IoT, when designing IoT products, ensuring product diversity and personality differentiation is a question that every
[Embedded]
Expanding wearable and IoT design differentiation, starting with DSP cores
Application of DSP56F807 in AC Servo System
1 Composition and function of the servo system The AC follow-up system consists of an AC motor, an AC servo driver, a follow-up controller, an encoder (resolver), a reducer, etc., as shown in Figure 1. The follow-up controller is expanded with the DSP chip as the core. It can receive the given position information
[Embedded]
Application of DSP56F807 in AC Servo System
How to upgrade from single chip microcomputer to DSP
  In the past few decades, the widespread application of single-chip microcomputers has realized simple intelligent control functions. With the progress of informatization and the rapid development of computer science and technology, signal processing theory and methods, the amount of data that needs to be processed
[Embedded]
Single-channel and multi-channel analog-to-digital conversion (AD) of DSP chip
Single-channel, multi-channel analog-to-digital conversion (AD) I. Experimental purpose 1. Through the experiment, get familiar with the timer of F2812A. 2. Master the control method of AD in F2812A chip. II. Experimental principle 1. Features of analog-to-digital conversion module with
[Industrial Control]
Single-channel and multi-channel analog-to-digital conversion (AD) of DSP chip
Latest Embedded Articles
Change More Related Popular Components

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号