Time-Track Technology releases RISC-V-based DSA architecture end-side intelligent voice chip AT820

Publisher:EEWorld资讯Latest update time:2022-12-03 Source: EEWORLDKeywords:RISC-V Reading articles on mobile phones Scan QR code
Read articles on your mobile phone anytime, anywhere

Recently, at the second Dishui Lake RISC-V Forum, Yu Xin, president of TimeQing Technology, introduced the company's newly launched RISC-V instruction architecture chip AT820.


Yu Xin said that as one of the earliest teams in China to participate in RISC-V research and development, Time-Track Technology has also grown with the development of the RISC-V industry. Yu Xin said that with the advent of the 5G and IoT era, the total capacity of the chip market is large, but due to the existence of fragmentation, it is difficult to have a universal solution. Time-Track Technology hopes to find common points in different scenarios to cut in.


There are three understandings here. First, the algorithm + chip forms a complete solution for application scenarios. Second, customized chips can fully meet the needs of differentiated scenarios. Third, there needs to be a large enough market to meet the return on investment. Based on these three points, ShiQing Technology believes that the processor/chip of the DSA architecture is one of the effective ways to solve fragmentation.


Time-Track Technology also provides three main product lines to meet the needs of different applications and operators, including master control processors, DSP processors and neural network processors.


AT820 chip


AT820 is a highly integrated, cost-effective, low-power end-side intelligent chip. It is specially optimized for dual-microphone scenarios with software and hardware. It can be applied to intelligent voice interaction, voice front-end processing, intelligent control, noise reduction and other scenarios. The application scenarios include conference treasures, intercoms, microphones, etc.


The built-in self-developed 300MHz 32-bit RISC-V core can support FP16 and FP32 floating-point operations. The self-developed TimesFlow algorithm deployment tool is integrated to support various mainstream network models, various quantization methods and options, including symmetric, asymmetric, online and offline quantization, various mixed precision quantization, etc.


Keywords:RISC-V Reference address:Time-Track Technology releases RISC-V-based DSA architecture end-side intelligent voice chip AT820

Previous article:ARM and FPGA heterogeneous core architecture, industrial data acquisition application of Mir MYC-JX8MM7A
Next article:Domestic processor Loongson: next-generation single-core performance increased by 68%

Recommended ReadingLatest update time:2024-11-16 11:50

RISC-V is really going to the sky this time
On July 25, Alibaba's semiconductor company Pingtou Ge officially released XuanTie910 RISC-V IP, which really made RISC-V popular. Now, RISC-V is really going to space. Dorian Johnson of Microchip said that Microchip is currently preparing to apply its FPGA processor using RISC-V instruction set architecture (ISA) to
[Embedded]
RISC-V is really going to the sky this time
Picocom uses Andes RISC-V core to design O-RAN SoC
Picocom has selected the AndesCore N25F RISC-V 32-bit core for its upcoming 5G small cell distributed unit (DU) system-on-chip (SoC). Picocom is a 5G O-RAN baseband semiconductor company with extensive experience in the small cell sector. Andes Technology is a leading supplier of high-performance, low-power compac
[Network Communication]
PowerVR GPU + NNA joins forces with RISC-V CPU to innovate the ecosystem
Imagination Technologies has announced that it has joined SiFive’s DesignShare ecosystem, giving system designers easy access to its industry-leading PowerVR graphics processor (GPU) and neural network accelerator (NNA) silicon intellectual property (IP) cores. PowerVR GPUs will be the first fully functional GPUs supp
[Internet of Things]
PowerVR GPU + NNA joins forces with RISC-V CPU to innovate the ecosystem
The 3rd China Embedded Operating System Technology and Industry Development Forum was changed to an online meeting
The latest agenda of the 3rd China Embedded Operating System Technology and Industry Development Forum was released (online meeting) The organizers of the 3rd Domestic Embedded Operating System Technology and Industry Development Forum and Embedded System Association Thematic Discussion Meeting (the 27th in total)
[Embedded]
The 3rd China Embedded Operating System Technology and Industry Development Forum was changed to an online meeting
Aixin Yuanzhi was selected as the preferred partner of Xuantie in 2024: developing AI computing and joining hands with RISC-V to reshape thousands of industries
China March 18, 2024 - Aixin Yuanzhi, an artificial intelligence chip R&D and basic computing platform company, announced that the second Xuantie RISC-V Ecological Conference with the theme of "Open·Connection" will be held on March 14 in Held in Shenzhen , Liu Jianwei, co-founder and vice president of Aixin Yuanzhi,
[Embedded]
Aixin Yuanzhi was selected as the preferred partner of Xuantie in 2024: developing AI computing and joining hands with RISC-V to reshape thousands of industries
Codasip and IAR team up to demonstrate dual-core lockstep technology for RISC-V
Codasip and IAR team up to demonstrate dual-core lockstep technology for RISC-V IAR's ISO 26262-certified tools support reference designs based on award-winning Codasip L31 core Nuremberg, Germany, Embedded World 2023, March 14, 2023 - Codasip and IAR have announced a new in
[Embedded]
Codasip and IAR team up to demonstrate dual-core lockstep technology for RISC-V
USilicon Technologies: Open source accelerates collaborative development of RISC-V software and hardware
From June 25 to 26, the fifth Jiwei Semiconductor Summit with the theme of "The Heart and the Core are in the Same Form, Changes are Like Kunpeng" was officially held in Haicang, Xiamen. At the EDA/IP special forum on the 26th, Wang Luye, general manager of USilicon Technology, delivered a keynote speech entitled "Ope
[Mobile phone portable]
An AI chip with more than 1,000 RISC-V cores
Esperanto Technologies, a developer of high-performance, energy-efficient machine learning (ML) inference accelerators based on the RISC-V instruction set, today announced that Dave Ditzel, the company's founder and executive chairman, detailed new details about the company's new ET-SoC-1 "supercomputer on a chip" at
[Embedded]
An AI chip with more than 1,000 RISC-V cores
Latest Embedded Articles
Change More Related Popular Components

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号