Teledyne e2v is now delivering its space-grade DDR4 memory solutions

Publisher:EE小广播Latest update time:2022-03-18 Source: EEWORLDKeywords:e2v  DDR4  memory Reading articles on mobile phones Scan QR code
Read articles on your mobile phone anytime, anywhere

Grenoble, France - Media OutReach - March 18, 2022 - Teledyne e2v Semiconductor ’s development of ultra-high density memory DDR4 continues with the news that space-grade positives are now shipping to key customers around the world. This marks a major step forward for this groundbreaking project after the success of the samples delivered led to widespread active design and adoption of this technology. As a result, the company is now entering the mass production phase to deliver space-grade radiation-tolerant DDR4.


image.png


Teledyne e2v’s DDR4s have a 4Gbyte memory capacity and measure just 15mm x 20mm x 1.92mm, offering a far higher memory density than competing solutions – occupying only half the PCB real estate and almost an order of magnitude less volume. They are high performance and offer data transfer speeds of 2.4GT/s. Each Teledyne e2v DDR4T04G72 memory is available in a multi-chip package (MCP) with an extended bus capability, with 64 bits for data transfer and an additional 8 bits for error correction. The DDR4T04G72 is the best companion to the company’s own Qormino® processors and is also compatible with the vast majority of processors, SOCs and FPGAs from other vendors.


Radiation testing of these DDR4s has shown that their Single Event Latchup (SEL) threshold is greater than 60MeV.cm²/mg. Their Single Event Upset (SEU) and Single Event Functional Interruption (SEFI) data also exceed 60MeV.cm²/mg, and they have demonstrated resilience to 100krad Total Ion Dose (TID).


Teledyne e2v’s DDR4 can be ordered over the industrial temperature range (-40°C to 105°C) It can also be ordered over the military temperature range (-55°C to 125°C) and is NASA Grade 1 compliant (based on NASA EEE-INST-002 - Section M4 - PEMs), which means a wider range of potential applications can be addressed.


“We are regarded as the leader in high-density radiation-tolerant memory for space applications and our technology has already received incredible acclaim in the market. What sets us apart from our competitors is that we offer a comprehensive, open data package that gives customers everything they need to start and complete a design in the shortest possible time, with all background information and expert engineering support readily available,” said Thomas Guillemain, Marketing and Business Development Manager at Teledyne e2v. “We have raised the performance benchmark by providing the space industry with reliable, compact, easy-to-connect memory. We are making great progress on the next phase of our roadmap, with other generations and even higher capacity devices currently in the pipeline.”


Keywords:e2v  DDR4  memory Reference address:Teledyne e2v is now delivering its space-grade DDR4 memory solutions

Previous article:Micron Launches Industry's Most Advanced 176-Layer NAND Technology for Data Center SSDs
Next article:Micron: The data center of the future

Recommended ReadingLatest update time:2024-11-17 02:37

MCU memory summary and memory data storage
The memory is classified as follows: MCU variables are stored as follows:
[Microcontroller]
A Brief Discussion on Memory Optimization of 51 Single Chip Microcomputer
Many people have misunderstandings about the memory of 51 MCU. The most common ones are the following two: ① When the number of variables exceeds 128, the compact mode must be used for compilation. The actual situation is that as long as the memory usage does not exceed 256.0, you can compile in small mode. ② So
[Microcontroller]
Using Dual-Port RAM to Realize Data Communication with PCI Bus Interface
Dual-port RAM is used to implement the data exchange interface circuit between DSP and PCI bus chip. A hardware design scheme using CPLD to solve dual-port RAM address decoding and PCI interface chip local bus arbitration is proposed. An example of PCI bus interface chip register configuration is given, and the
[Embedded]
Using Dual-Port RAM to Realize Data Communication with PCI Bus Interface
Teledyne e2v's cutting-edge multi-core processors meet new challenges in aerospace
Grenoble, France - Media OutReach - April 12, 2021 - To meet the needs of customers in the avionics and aerospace sectors, Teledyne e2v exclusively offers the QorIQ® T4240 processor in a fully qualified, tin-lead finish.   The multi-core T4240 units are capable of handling extremely computationally intensive applic
[Semiconductor design/manufacturing]
Teledyne e2v's cutting-edge multi-core processors meet new challenges in aerospace
Issues with flash erase and write and ram initialization in bootloader
Mr. Liangboone, there is one thing I don't understand, please help me. "The initialization values ​​of global variables and static variables are stored in the Const segment in Flash": The starting address and content of this const segment are also in the s19 file. However, the s19 file of the bootloader and the s19 f
[Microcontroller]
Beyond size limitations: ROM-2820 OSM ultra-small core board meets the trend of HMI innovation
Introduction: In the rapidly evolving human-machine interface (HMI) application market environment, with the continuous technological innovation and the improvement of cost control requirements, the demand for equipment size and customization is growing. Especially in the fields of medical and industrial autom
[Industrial Control]
Beyond size limitations: ROM-2820 OSM ultra-small core board meets the trend of HMI innovation
stm32 uses malloc to apply for memory and free to release memory caused by memory fragmentation test
In this example, stm32c8t6 mdk3.5 and gcc-arm-none-eabi-4_9 are used. EmBitz IDE ARM GCC Compiler is used. It is not recommended to use memory management functions in single-chip microcomputers, but in IoT applications, memory resources are very valuable. The MQTT protocol requires SSL TLS, data signature MD5, RSA, et
[Microcontroller]
Microcontroller extended RAM read and write timing experiment
After all, what you read in books are theoretical things. In practical applications, you will always encounter unexpected or unpredictable situations. Instead of making blind inferences, it is better to do some practical work. The privileged student used the 11.0592MHz STC89C52 for testing, and the C code
[Microcontroller]
Microcontroller extended RAM read and write timing experiment
Latest Embedded Articles
Change More Related Popular Components

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号