Design of fiber optic gyro signal acquisition system based on DSP and CPLD

Publisher:LeishanLatest update time:2012-07-16 Source: 现代电子技术 Reading articles on mobile phones Scan QR code
Read articles on your mobile phone anytime, anywhere
0 Introduction
As a new type of inertial device, fiber optic gyroscope has received more and more attention in recent years because it has many advantages that other gyroscopes cannot match, such as simple structure, high precision, large dynamic range, anti-electromagnetic interference, no drift caused by acceleration, low cost, good reliability, etc. The gyroscope can provide accurate signals such as angular velocity and angular displacement for the carrier to complete the control of the attitude and trajectory of the moving body. Its excellent quality enables it to meet the stringent requirements of military and civilian inertial devices and is widely used.
The performance of inertial devices directly affects the stability of the control system itself. Therefore, when the fiber optic gyroscope is applied to air-to-air missiles, it is necessary to have a full understanding of the characteristics of the gyroscope. For this purpose, a gyroscope acquisition system is constructed to realize the acquisition and characteristic analysis of gyroscope signals.

1 Working principle of fiber optic gyroscope
Fiber optic gyroscope is a kind of laser gyroscope. Its basic principle is based on the Sagnac effect, that is, the optical fiber is wound into a cylindrical optical path. The light emitted by the light source is divided into two beams by the beam splitter and sent to the optical fiber. As the gyroscope rotates, it is transmitted in the clockwise and counterclockwise directions respectively. After one cycle, the two beams of light propagating in opposite directions return to the beam splitter to form interference. When the circular loop formed by the optical fiber does not rotate, the time for the forward and reverse light paths to reach the beam splitter is equal, and the phase difference between the two beams is zero; when the circular loop rotates, the forward and reverse light paths differ. Within a period of time, the beam splitter has rotated from point A to point A'. For the clockwise propagating light beam, when it reaches the beam splitter again, it has traveled an additional distance of AA' (as shown in Figure 1). The angular velocity of the loop rotation can be obtained based on the phase difference between the two beams. The detection sensitivity and resolution of optical fiber are several orders of magnitude higher than those of laser gyroscopes.

c.JPG



2 System composition and working principle
The signal acquisition system designed in this paper realizes the communication between the host computer and DSP through the dual-port RAM. The control board adopts the DSP+CPLD method to control the AD chip to complete the acquisition of multi-channel fiber optic gyroscope data. The system workflow is that the DSP receives the acquisition instruction from the host computer through the dual-port RAM, communicates with the CPLD through the address/data bus, controls the AD chip to collect the external multi-channel gyroscope signal, and then sends it to the host computer through the dual-port RAM. The host computer implements various graphical interface operations and back-end signal processing, and analyzes the collected signals. The system principle block diagram is shown in Figure 2.

a.JPG [page]

3 System Hardware Structure
The system is mainly composed of DSP chip TMS320F2812 , dual-port RAMCY7C131, CPLD chip EPM7128T1100, ADC chip ADS8364 and sensor signal conditioning circuit.
DSP is mainly responsible for communicating with the host computer and controlling AD with CPLD to realize the acquisition of multi-channel fiber optic gyroscope data. TMS320F2812 produced by TI is selected here. This chip is specially designed for control system applications. It uses a core voltage of 1.8 V and has a peripheral interface voltage of 3.3 V. The on-chip storage capacity is 18 KB SRAM, 128 KB FLASH, the highest main frequency is 150 MHz, and a variety of peripheral interfaces are integrated in the chip.
The dual-port RAM mainly outputs data acquisition instructions and receives gyroscope values ​​transmitted by DSP. The selected dual-port RAM model is CY7C131, which is powered by 5 V, has a capacity of 1K×8 b, and the actual data exchange area is 256×8 b. The 256 B storage space is divided into two data areas, one data area (A) stores the command information sent by the host computer, and the other data area (B) stores the collected gyro data information. Since the control DSP and the host computer have different read and write speeds for the dual-port RAM, in order to prevent read and write conflicts caused by speed mismatch, the corresponding storage area in the software is set with a read and write flag, and the read and write status of the dual-port RAM is determined by this flag.
In this system, CPLD is an important component. The logic control module composed of CPLD receives the action command sent by DSP and controls a certain AD channel to collect data. The EPM7128 chip of Altera is selected here. CPLD is a separate control execution structure. By writing the corresponding VHDL code, the corresponding operation circuit can be generated to realize the latching, judgment and execution of various input signals. The
A/D conversion chip uses TI's high-speed, low-power, six-channel synchronous sampling 16 b converter ADS8364, which can ensure that the sampling accuracy reaches more than 12 bits. The chip contains six sample-and-hold devices to ensure simultaneous sampling of six signals; the signal input range is 0-5 V, and the maximum conversion speed is 250K, which can meet the requirements of potentiometer and resolver signal acquisition speed and accuracy. And the digital logic level is 3.3 V. Considering that the sampling frequency of the data acquisition and processing system is generally high, if the DSP is used to directly control the access of ADS8364, it will occupy more DSP resources, and the real-time requirements of DSP are also high. Therefore, in this system design, CPLD is used to implement the interface control circuit of ADS8364.
The gyro analog signal is a -5-+5 V differential signal, which is converted to 0-5 V through signal conditioning. When the speed is low, there are glitches on the signal due to the influence of the system, and filtering is required. An RC low-pass filter circuit is designed to remove high-frequency interference.

4 System software flow
The DSP software code in the system mainly consists of two parts: communication with the host computer and acquisition of gyro signals. Software development is carried out in CCS3.1 (Code Composer Studio). The main program flow of TMS 320F2812 is shown in Figure 3.

d.JPG


After the system is powered on, the initialization of each register in the DSP is completed first, including configuring the RAM module, setting the timer, interrupt, etc., and then the system enters a loop waiting state. When entering the interrupt, the dual-port RAM is first queried to monitor whether there is a collection instruction issued. If so, the A/D is started, and then the data is transmitted to the host computer through the dual-port RAM, otherwise it returns to the loop waiting state.

[page]

5 System anti-interference design
In order to ensure the stability and reliability of the control system, various interference conditions during system operation should be fully considered during system design to avoid anti-interference remedial measures after the design is completed. Each power pin of each IC on the circuit board should be connected in parallel with a 0.1μF high-frequency capacitor to reduce the impact of the IC on the power supply; the drive part and the control part of the control system should be completely isolated, and optical coupling isolation should be used when the control signal is added to the drive module; for high-current, frequently switched components, in order to effectively reduce the instability caused by heat, add a heat sink to the chip; when PCB wiring, the power line and ground line should be as thick as possible, in addition to reducing the voltage drop, more importantly, to reduce coupling noise. Isolation of digital ground and analog ground, and finally connecting them together at one point, etc. In short, the anti-interference ability of the system should be improved as much as possible in the design.

6 Experimental verification and analysis
The experimental results show that this acquisition system can obtain high-precision fiber optic gyroscope signals. Figure 4 is the gyroscope data tested by the system in a static state, and Figure 5 is the data tested by the system during the vibration test (the scale is 100:1). The effect of vibrations of different magnitudes on the performance of the gyroscope can be obtained from the figure, and subsequent spectrum analysis or noise quantization processing can be performed based on this data.

b.JPG



7 Conclusions
The design of this fiber optic gyro acquisition system is novel and has a very important significance for signal acquisition design. The system is easy and fast to use and can meet the needs of daily research. In the future, filtering can be added to the software to process the collected data, making the collected data more valuable for research and more convenient to use.

Reference address:Design of fiber optic gyro signal acquisition system based on DSP and CPLD

Previous article:Digital Circuit Design Based on CPLD
Next article:Three-phase five-level inverter PWM pulse generator using DSP and CPLD

Recommended ReadingLatest update time:2024-11-16 15:53

Multi-channel temperature acquisition system circuit and design based on CPLD
K-type thermocouple is a temperature sensor commonly used in current industrial production and scientific experiments. It can directly measure the temperature of liquid vapor, gas medium and solid surface in the range of 0 to 1,300°C in various production processes. Due to its measurement range and high cost perform
[Test Measurement]
Multi-channel temperature acquisition system circuit and design based on CPLD
How to build a circuit system using 51 microcontroller and CPLD chip
I. Introduction The single-chip microcomputer market can be described as a giant. Among them, the 51 single-chip microcomputer has more users. There is no need for more introduction to the 51 single-chip microcomputer. It must be emphasized here that as long as you are proficient in the 51 single-chip microcomputer, y
[Microcontroller]
How to build a circuit system using 51 microcontroller and CPLD chip
Design of TMS320F2812 Hardware Platform Based on CPLD
1 Introduction TMS320F2812 is the latest generation of C2000 family launched by Texas Instruments. The advanced internal and peripheral structures make this processor mainly used for large storage device management and high-performance control occasions. In the application system composed of F2812, som
[Embedded]
Design of TMS320F2812 Hardware Platform Based on CPLD
Realization of Data Frames in Broadband Mobile Communication System Based on CPLD
Abstract: One of the key technologies of broadband mobile communication system is adaptive modulation, which is completely different from the modulation method of narrowband mobile communication system. Therefore, the system data frame format also changes accordingly. For the time division multiplexing system (TDMA)
[Embedded]
Realization of Data Frames in Broadband Mobile Communication System Based on CPLD
Design of PWM Sine Signal Generator Driven by CPLD Using Single Chip Microcomputer
  The previous issues introduced readers to the design of the microcontroller + CPLD system. This article continues to explore the potential of CPLD and provides a design of a PWM sinusoidal signal generator driven by a microcontroller. It fully demonstrates the flexibility of CPLD and its infinite wonders when combine
[Microcontroller]
Design of PWM Sine Signal Generator Driven by CPLD Using Single Chip Microcomputer
Development of Linear Array CCD Data Acquisition System Based on CPLD
In this paper, a linear array CCD data acquisition system based on complex programmable logic device (CPLD) is designed according to the actual application needs. The characteristics of data acquisition, the software and hardware design of the system and the final performance evaluation are introduced in detail.
[Embedded]
Design of broadband signal source based on DSP and CPLD
   1 Introduction   The signal source is an important part of the radar system. Radar systems often require that the signal source is stable, reliable, easy to implement, has pre-distortion function, and the signal generation and signal parameter changes are simple and flexible. This article uses DSP and CPLD to des
[Embedded]
Designing finite impulse response filters using programmable logic devices
  1 Introduction     An analog integrated operational amplifier implements a second-order Filters, high-order filters can be formed by connecting second-order filters in series. However, passive components Achieving a filter with an error value of 1.5% or higher requires improved component performance. The typical d
[Analog Electronics]
Latest Microcontroller Articles
  • Download from the Internet--ARM Getting Started Notes
    A brief introduction: From today on, the ARM notebook of the rookie is open, and it can be regarded as a place to store these notes. Why publish it? Maybe you are interested in it. In fact, the reason for these notes is ...
  • Learn ARM development(22)
    Turning off and on interrupts Interrupts are an efficient dialogue mechanism, but sometimes you don't want to interrupt the program while it is running. For example, when you are printing something, the program suddenly interrupts and another ...
  • Learn ARM development(21)
    First, declare the task pointer, because it will be used later. Task pointer volatile TASK_TCB* volatile g_pCurrentTask = NULL;volatile TASK_TCB* vol ...
  • Learn ARM development(20)
    With the previous Tick interrupt, the basic task switching conditions are ready. However, this "easterly" is also difficult to understand. Only through continuous practice can we understand it. ...
  • Learn ARM development(19)
    After many days of hard work, I finally got the interrupt working. But in order to allow RTOS to use timer interrupts, what kind of interrupts can be implemented in S3C44B0? There are two methods in S3C44B0. ...
  • Learn ARM development(14)
  • Learn ARM development(15)
  • Learn ARM development(16)
  • Learn ARM development(17)
Change More Related Popular Components
Guess you like

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号