Article count:1136 Read by:1427979

Account Entry

Cadence launches innovative, certified backside implementation flow to support Samsung Foundry SF2 technology

Latest update time:2023-07-10
    Reads:

Executive summary

Complete backside wiring solutions to facilitate next-generation high-performance chip design for mobile, automotive, artificial intelligence and ultra-large-scale applications

Cadence SF2 digital full flow includes advanced technology for nTSV optimization

The backside implementation process has proven its value in the successful tapeout of SF2 test chips


Shanghai, China, July 10, 2023 - Cadence Electronics (Cadence, Inc., NASDAQ: CDNS) recently announced the launch of a complete, certified backside implementation process to support Samsung Foundry's SF2 process node. This is the latest collaboration between Cadence and Samsung Foundry, allowing customers to leverage the Cadence® digital full flow and corresponding process design kit (PDK) to accelerate design innovation for next-generation mobile, automotive, AI and ultra-large-scale chips. This process has achieved the successful tape-out of a 2nm test chip, which strongly proves its application value.

Cadence's complete RTL-to-GDS flow is optimized for Samsung Foundry 2nm process technology, which includes Genus Synthesis Solution, Innovus Implementation System, Integrity 3D-IC Platform, Quantus Extraction Solution, Pegasus Verification System, Voltus IC Power Integrity Solution, Tempus Timing Signoff Solution and Tempus ECO Option. Backside routing improves PPA results and reduces trace congestion on the front layer, which can be used for power distribution networks, clock trees, and signal routing. Correspondingly, the four engines of the Innovus Implementation System are also optimized for the Samsung Foundry 2nm process:

1






The Innovus GigaPlace engine automatically places and legalizes a nano-through silicon via (nTSV) structure, allowing connections between front and back layers.

2






The Innovus GigaOpt engine uses the backside layer for long, timing-critical traces to improve chip performance.

3






The Innovus NanoRoute engine natively supports backside routing based on Technology Library Exchange Format (Tech LEF) rules.

In addition to supporting the Innovus Implementation System engine function of SF2 technology , the Quantus Extraction Solution also fully supports the back layer, allowing the Tempus Timing Solution to sign off on mixed designs with front and back layers, reducing the voltage drop of the power distribution network and improving the front metal Layer routability.

“Through our continued collaboration with Cadence, we are always looking for new ways to help our mutual customers accelerate next-generation design innovation,” said Sangyun Kim, vice president of the foundry design technology team at Samsung Electronics . “This backside design flow has gained the support of Cadence Fully supported by digital processes, its successful rollout allows customers to reap the unique benefits of our advanced SF2 technology.


“Our collaboration with Samsung Foundry on the complete RTL-to-GDS flow and SF2 technology has yielded fruitful results, helping designers bring products to market faster,” said Vivek Mishra, vice president of the Digital and Signoff Group at Cadence , “We have already seen successful tape-out and look forward to customers successfully creating more great designs using our latest technology.”


To learn more about

For information on Cadence advanced node digital solutions, visit

www.cadence.com/go/advnddigitalsf2

(You can copy it to your browser or click to read the original text to open it)


About Cadence

Cadence is a key leader in electronic systems design with more than 30 years of expertise in computing software. Based on the company's intelligent system design strategy, Cadence is committed to providing software, hardware and IP products to help electronic design concepts become reality. Cadence's customers are the most innovative companies around the world, delivering chips and circuit boards to the most dynamic application markets such as hyperscale computing, 5G communications, automotive, mobile devices, aerospace, consumer electronics, industrial and medical. to complete systems of superior electronics. Cadence has been ranked among Fortune magazine's 100 Best Companies to Work For for nine consecutive years. For more information, please visit the company's website at www.cadence.com.


© 2023 Cadence Design Systems, Inc. All rights reserved. All rights reserved worldwide. Cadence, the Cadence logo and other Cadence marks listed at www.cadence.com/go/trademarks are trademarks or registered trademarks of Cadence Design Systems, Inc. All other marks are the property of their respective owners.





Latest articles about

 
EEWorld WeChat Subscription

 
EEWorld WeChat Service Number

 
AutoDevelopers

About Us Customer Service Contact Information Datasheet Sitemap LatestNews

Room 1530, Zhongguancun MOOC Times Building,Block B, 18 Zhongguancun Street, Haidian District,Beijing, China Tel:(010)82350740 Postcode:100190

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号