doc

The era of the marquee

  • 2014-06-26
  • 73KB
  • Points it Requires : 1

// // module counter(clk,rst_n,led); input clk; //clock signal, 50MHz input rst_n; //reset signal, low effective output led; //LED control, 1---extinguish reg[23:0] cnt; always@(posedge clk or negedge rst_n) if(!rst_n) cnt<=24\'d0; else cnt<=cnt+1\'b1; assign led=cnt[23]; //0--24 is low level endmodule

unfold

You Might Like

Uploader
爱你的fpga
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×