rar

Design and implementation of a high-speed parallel data acquisition system based on reconfiguration

  • 2013-08-31
  • 318.43KB
  • Points it Requires : 1

Abstract: This paper introduces a design scheme and implementation method of a high-speed parallel data acquisition system based on reconfigurable technology. Each acquisition channel of the system consists of a group of A/D and dual-end RAM, and multiple acquisition channel modules form a multi-channel full parallel acquisition system; Altera\'s field programmable gate array (FPGA) EP1C6-8 and soft-core CPU are used as the data processing and control core, asynchronous dual-end RAM is used as the data buffer, and the USB controller is CY7C68013. The acquisition system enables data acquisition, data processing, and data transmission to be executed in parallel, and the system has strong fault tolerance. This paper describes the hardware and software implementation of the design scheme, and experiments show that the system has the characteristics of high speed, real-time, low energy consumption, and strong fault tolerance.

unfold

You Might Like

Uploader
冰人
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×