6066-B-9900-A-1 datasheet, PDF

6066-B-9900-A-1: DescriptionMains Power Connector, 10/15A, 250VAC, Male, Solder Terminal, ROHS COMPLIANT; CategoryThe connector The connector; File Size342KB，3 Pages; ManufacturerSCHURTER; Websitehttp://www.schurterinc.com/; Environmental Compliance

Download Datasheet Parametric View All

6066-B-9900-A-1 Overview

Mains Power Connector, 10/15A, 250VAC, Male, Solder Terminal, ROHS COMPLIANT

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	1181520266
package instruction	ROHS COMPLIANT
Reach Compliance Code	compliant
YTEOL	0
Other features	STANDARDS: IEC/EN 60320-1/C18, UL 94V-0; UL 498, CSA C22.2, VDE
Connector type	MAINS POWER CONNECTOR
Contact to complete cooperation	NOT SPECIFIED
Contact point gender	MALE
Contact material	NOT SPECIFIED
Coupling type	SNAP
DIN compliance	NO
IEC compliance	YES
insulator material	POLYAMIDE6
MIL compliance	NO
Power Connector Ratings	10/15A, 250VAC
Plug information	MULTIPLE MATING PARTS AVAILABLE
Installation type	PANEL
Options	GENERAL PURPOSE
Termination type	QUICK CONNECT
Total number of contacts	2

Open source 4G module CMUX+PPP dial-up Internet access detailed explanation: [i=s]This post was last edited by Fillmore on 2020-5-29 18:35[/i]1. Environment Construction Hardware: WildFire STM32F429 V1 + EC20 Software: RT-THREAD V4.0.1 + MDK 5.26 + STM32 CUBEMX RT-Thread softw...; Fillmore Embedded System

Why can't this voltage regulator maintain the voltage?: [backcolor=rgb(222, 240, 251)]The circuit diagram is as shown above. [/backcolor] [backcolor=rgb(222, 240, 251)]After power on, the voltage across C81 is -12.09V, no problem. [/backcolor] [backcolor=r...; chenbingjy Analog electronics

Film capacitors: Basic knowledge of film capacitors...; fighting Discrete Device

EEWORLD University Hall - FPGA and NIOS II Example Refinement Based on VHDL: VHDL-based FPGA and NIOS II example refinement : https://training.eeworld.com.cn/course/4565Basic operation of QuartusⅡ software, introduction to VHDL syntax, FPGA design examples and NiosⅡ design exa...; 老白菜 FPGA/CPLD

Current flow in three-phase full-bridge inverter topology: [Ask if you don't understand] In the figure, if the drive signals of T1, T3, and T5 (the three upper tubes) are all low, and the currents of phases A and C are positive, and the potential of phase B i...; shaorc Power technology

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components