SA25433EF26GLR datasheet, PDF - EEWORLD Datasheet

SA25433EF26GLR: DescriptionParallel - Fundamental Quartz Crystal, 33.333MHz Nom,; CategoryPassive components Crystal/resonator; File Size256KB，5 Pages; ManufacturerCTS; Environmental Compliance

Download Datasheet Parametric View All

SA25433EF26GLR Overview

Parallel - Fundamental Quartz Crystal, 33.333MHz Nom,

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	145137583617
Reach Compliance Code	compliant
YTEOL	7.35
Other features	AT CUT; AEC-Q200
Ageing	3 PPM/YEAR
Crystal/Resonator Type	PARALLEL - FUNDAMENTAL
Drive level	10 µW
frequency stability	0.01%
frequency tolerance	20 ppm
JESD-609 code	e4
load capacitance	12 pF
Installation features	SURFACE MOUNT
Nominal operating frequency	33.333 MHz
Maximum operating temperature	105 °C
Minimum operating temperature	-40 °C
physical size	2.5mm x 2mm x 0.65mm
Series resistance	60 Ω
surface mount	YES
Terminal surface	GOLD OVER NICKEL

Questions about TMS320f28027F SVPWM: SVPWM is generally generated using 7-segment or 5-segment methods, and the location of the synthetic magnetic field needs to be considered. Recently, I was studying TI's C2000-launchpadTMS320f28027F p...; fish001 Microcontroller MCU

Policy Analysis IPTV: [i=s]This post was last edited by jameswangsynnex on 2015-3-3 19:57[/i]Policies will no longer be a hindrance to the development of the IPTV industry 2006-7-18Zheng Qibao, executive vice president of ...; hkn Mobile and portable

FPGA controls TMS320C6678 power-on reset program: module DSP_RST(input clk_25m,　input RESETSTAT, //DSP reset status 0 means reset status 1 means working statusinput LOCKED, //Is the clock module normal? output ref LRESETNMIENz = 1'b0,//局部复位管脚 output ...; 灞波儿奔 DSP and ARM Processors

FPGA design clean code 3-Signal naming and definition should be clear: [align=left]In design, we constantly name and define directories, source codes, files, functions, variables, parameters, classes, and packages. When a job needs to be done many times, it is enough to ...; guyu_1 FPGA/CPLD

Lee Kun-hee, chairman of South Korea's Samsung, has passed away. How do you evaluate his life?: On October 25, 2020, Samsung Electronics announced that its chairman Lee Kun-hee had passed away due to illness. Since he was hospitalized for a sudden heart attack in 2014, the 70-year-old man has be...; eric_wang Talking

RTT & Renesas high performance CPK-RA6M4 development board review - SPI driven OLED: 1. Hardware 1. OLED pin introduction OLED pin, is 7-pin SPI mode. 1). GND power ground 2). VCC power supply positive (3～5.5V) 3). D0 OLED's D0 pin is the clock pin in SPI and IIC communication 4). D1 ...; 怀揣少年梦 Renesas Electronics MCUs

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components