DROF-C37P-G-620 datasheet, PDF

DROF-C37P-G-620: DescriptionD Type Connector, 37 Contact(s), Male, 0.109 inch Pitch, Solder Terminal, #4-40, Receptacle; CategoryThe connector The connector; File Size326KB，5 Pages; ManufacturerSingatron Enterprises Co

Download Datasheet Parametric View All

DROF-C37P-G-620 Overview

D Type Connector, 37 Contact(s), Male, 0.109 inch Pitch, Solder Terminal, #4-40, Receptacle

Parameter Name	Attribute value
Maker	Singatron Enterprises Co
Objectid	1157696688
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	FERRITE FILTER, 0.318 FTPRINT
body width	0.494 inch
body length	2.729 inch
Body/casing type	RECEPTACLE
Contact to complete cooperation	AU ON NI
Contact completed and terminated	GOLD
Contact point gender	MALE
Contact material	BRASS
contact mode	STAGGERED
Contact resistance	8 mΩ
Contact style	RND PIN-SKT
Dielectric withstand voltage	1000VAC V
Filter function	YES
maximum insertion force	2.502 N
Insulation resistance	5000000000 Ω
Insulator color	BLUE
insulator material	GLASS FILLED POLYBUTYLENE TEREPHTHALATE
Manufacturer's serial number	DROF
Plug contact pitch	0.109 inch
Match contact row spacing	0.112 inch
Installation option 1	#4-40
Installation option 2	INSERT
Installation method	RIGHT ANGLE
Installation type	BOARD
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
PCB contact pattern	STAGGERED
PCB contact row spacing	2.8448 mm
Plating thickness	30u inch
Rated current (signal)	5 A
Guideline	UL
reliability	COMMERCIAL
Shell surface	TIN
Shell material	STEEL
Terminal length	0.125 inch
Terminal pitch	2.7686 mm
Termination type	SOLDER
Total number of contacts	37
Evacuation force-minimum value	1.112 N

About Power: [i=s]This post was last edited by qwqwqw2088 on 2020-10-6 09:47[/i]...; qwqwqw2088 Analogue and Mixed Signal

High-speed circuit design: [i=s] This post was last edited by jameswangsynnex on 2015-3-3 19:58 [/i] Some basic concepts of high-speed circuit design/signal integrity...; fighting Mobile and portable

Usage of $test$plusargs: I bought Teacher Xia Yuwen's "Verilog Digital System Design Tutorial" (4th Edition)There is an example on page 114. I tried to do this experiment but it didn't work. The code is: `timescale 10ns/1ns m...; chenbingjy EE_FPGA Learning Park

Amplifier Expert Design Experience: Audio debug tipsExternal component placementGrounding ProblemsPower Supply and DecouplingPWM FilterHeat dissipation issuesI2C/I2S Communication1. Component placementThe Class D amplifier generates PWM...; alan000345 TI Technology Forum

The packaging and testing industry still occupies half of the domestic integrated circuit industry: In the development of China's integrated circuit industry, the packaging and testing industry is not as eye-catching as the rapid development of design and chip manufacturing, but it has also maintain...; fighting Analog electronics

Flathead RVB2601 board-web playback: I saw a project called ch2601_webplayer on CDK and decided to give it a try. I downloaded the project to my hard drive and started experimenting.At first, I created a project based on the operation of...; bigbat Domestic Chip Exchange

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components