1812H2000510FQT datasheet, PDF

1812H2000510FQT: DescriptionCeramic Capacitor, Multilayer, Ceramic, 200V, 1% +Tol, 1% -Tol, C0G, 30ppm/Cel TC, 0.000051uF, Surface Mount, 1812, CHIP; CategoryPassive components capacitor; File Size926KB，7 Pages; ManufacturerKnowles; Websitehttp://www.knowles.com

Download Datasheet Parametric View All

1812H2000510FQT Overview

Ceramic Capacitor, Multilayer, Ceramic, 200V, 1% +Tol, 1% -Tol, C0G, 30ppm/Cel TC, 0.000051uF, Surface Mount, 1812, CHIP

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Knowles
package instruction	, 1812
Reach Compliance Code	compli
capacitance	0.000051 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	3.2 mm
JESD-609 code	e0
length	4.5 mm
Manufacturer's serial number	1812
Installation features	SURFACE MOUNT
multi-layer	Yes
negative tolerance	1%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package shape	RECTANGULAR PACKAGE
Package form	SMT
method of packing	TR, 7 INCH
positive tolerance	1%
Rated (DC) voltage (URdc)	200 V
series	SIZE(HIGH Q)
size code	1812
surface mount	YES
Temperature characteristic code	C0G
Temperature Coefficient	-/+30ppm/Cel ppm/°C
Terminal surface	Tin/Lead (Sn90Pb10) - with Nickel (Ni) barrie
Terminal shape	WRAPAROUND
width	3.2 mm

Brief introduction of LAUNCHXL-CC26X2R1: IMPORTANT NOTE:This kit enables evaluation of the SimpleLink low-power Bluetooth CC2642R wireless MCU and the SimpleLink multi-standard CC2652R wireless MCU.The CC26x2R devices are part of the SimpleL...; led2015 TI Technology Forum

【GD32L233C-START Review】 (1) Unboxing Review: [i=s]This post was last edited by wenyangzeng on 2022-2-10 20:15[/i]【GD32L233C-START Review】 (1) Unboxing ReviewEEWORLD is really fast. I just received the pick-up notice yesterday and received the bo...; wenyangzeng GD32 MCU

Detailed explanation of RCC design method: In RCC design, the operating frequency is generally set first, such as 50K, and then the operating DUTY is set at 90V input, and the maximum output is 0.5. Assume that the design power is 12V/1A 1. Th...; zbz0529 Power technology

Solution to CC2530 Z-STACK Fatal Error[e72]: In IAR 8.1, when builder Z-STACK based on CC2530F256 chip, if IAR environment is not set properly, the following error will occur: Fatal Error[e72]: Segment ZIGNV_ADDRESS_SPACE must be defined in a se...; Jacktang RF/Wirelessly

[Project source code] Make the PLL internal clock output through a dedicated pin: This article and design code were written by FPGA enthusiast Xiao Meige. Without the author's permission, this article is only allowed to be copied and reproduced on online forums, and the original au...; 小梅哥 Altera SoC

MPEG audio coding based on single-chip DSP: [size=4] MPEG sound compression algorithm is the first international standard for high-fidelity digital sound compression. Since the adoption of this standard by the International Organization for Sta...; Jacktang DSP and ARM Processors

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components