MC68HC05P18ACDW datasheet, PDF

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> MC68HC05P18ACDW

MC68HC05P18ACDW: DescriptionMicrocontroller; CategoryThe embedded processor and controller Microcontrollers and processors; File Size1MB，130 Pages; ManufacturerNXP; Websitehttps://www.nxp.com

Download Datasheet Parametric Compare View All

MC68HC05P18ACDW Overview

Microcontroller

MC68HC05P18ACDW Parametric

Parameter Name	Attribute value
Maker	NXP
package instruction	,
Reach Compliance Code	unknown
uPs/uCs/peripheral integrated circuit type	MICROCONTROLLER

MC68HC05P18ACDW Related Products

	MC68HC05P18ACDW	MC68HC05P18ADW	MC68HC05P18AP	MC68HC05P18AMDW	MC68HC05P18AMP
Description	Microcontroller	8-BIT, MROM, 2.1MHz, MICROCONTROLLER, PDSO28, SOIC-28	8-BIT, MROM, 2.1MHz, MICROCONTROLLER, PDIP28, PLASTIC, DIP-28	IC,MICROCONTROLLER,8-BIT,6805 CPU,CMOS,SOP,28PIN,PLASTIC	IC,MICROCONTROLLER,8-BIT,6805 CPU,CMOS,DIP,28PIN,PLASTIC
package instruction	,	SOP, SOP28,.4	DIP, DIP28,.6	SOP,	DIP,
Reach Compliance Code	unknown	not_compliant	unknown	unknown	unknow
uPs/uCs/peripheral integrated circuit type	MICROCONTROLLER	MICROCONTROLLER	MICROCONTROLLER	MICROCONTROLLER	MICROCONTROLLER
Maker	NXP	-	NXP	NXP	NXP
Parts packaging code	-	SOIC	DIP	SOIC	DIP
Contacts	-	28	28	28	28
ECCN code	-	EAR99	EAR99	EAR99	EAR99
Has ADC	-	YES	YES	YES	YES
bit size	-	8	8	8	8
maximum clock frequency	-	4.2 MHz	4.2 MHz	4.2 MHz	4.2 MHz
DAC channel	-	NO	NO	NO	NO
DMA channel	-	NO	NO	NO	NO
JESD-30 code	-	R-PDSO-G28	R-PDIP-T28	R-PDSO-G28	R-PDIP-T28
length	-	17.925 mm	36.83 mm	17.925 mm	36.83 mm
Number of I/O lines	-	21	21	21	21
Number of terminals	-	28	28	28	28
Maximum operating temperature	-	70 °C	70 °C	125 °C	125 °C
PWM channel	-	NO	NO	NO	NO
Package body material	-	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	-	SOP	DIP	SOP	DIP
Package shape	-	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	-	SMALL OUTLINE	IN-LINE	SMALL OUTLINE	IN-LINE
Certification status	-	Not Qualified	Not Qualified	Not Qualified	Not Qualified
ROM programmability	-	MROM	MROM	MROM	MROM
Maximum seat height	-	2.65 mm	5.08 mm	2.65 mm	5.08 mm
speed	-	2.1 MHz	2.1 MHz	2.1 MHz	2.1 MHz
Maximum supply voltage	-	5.5 V	5.5 V	5.5 V	5.5 V
Minimum supply voltage	-	4.5 V	4.5 V	4.5 V	4.5 V
Nominal supply voltage	-	5 V	5 V	5 V	5 V
surface mount	-	YES	NO	YES	NO
technology	-	HCMOS	HCMOS	HCMOS	HCMOS
Temperature level	-	COMMERCIAL	COMMERCIAL	AUTOMOTIVE	AUTOMOTIVE
Terminal form	-	GULL WING	THROUGH-HOLE	GULL WING	THROUGH-HOLE
Terminal pitch	-	1.27 mm	2.54 mm	1.27 mm	2.54 mm
Terminal location	-	DUAL	DUAL	DUAL	DUAL
width	-	7.5 mm	15.24 mm	7.5 mm	15.24 mm

Recommended Resources

Parallel dual output memory power supply circuit (NEC E660 notebook computer)

555 darkroom printing timed exposure device circuit diagram

555 circuit for array display of audio signals

555 clock controlled timing operation power-saving socket circuit

48V/2A voltage stabilizing circuit

Automotive Embedded SoC Systems: This paper introduces the development process of automotive embedded systems from low-end to high-end and the main characteristics of each stage, and discusses in detail the new theories, new methods ...; frozenviolet Automotive Electronics

Lead Angle/Conduction Angle of Brushless DC Motor: Author: Garrick Dai In the control of brushless DC motors (BLDC), Lead Angle is often used, whether for sensored or sensorless motors. Because the motor coil is an inductive load, the current in the c...; alan000345 TI Technology Forum

Last day of auction: FRDM mini shield September 27th 12:00-September 28th 11:59: [size=4][color=#ff0000][b]Bidding dynamics: [/b][/color][/size][url=https://home.eeworld.com.cn/space-uid-350640.html]stormbreaker[/url] [size=4][color=#ff0000][b] 1000 core coins[/b][/color][/size] [...; okhxyyo Talking

FIR filter design based on FPGA (source code download attached): [b][color=rgb(51, 51, 51)][font=宋体][size=14pt]1.1 [/size][/font][/color][b][color=rgb(51, 51, 51)][font=宋体][size=14pt]Top-level interface[/size][/font][/color][/b][/b]Full source code and full article...; njiggih FPGA/CPLD

About the Japanese: ( 1) Four surgeons sat around and talked about what kind of people they liked to operate on. The first doctor said, "I like to operate on librarians the most. When you open their bodies, everything is...; 890 Talking

The timing relationship between voltage and current lead and lag: [table=98%,rgb(222, 240, 251)] [tr][td]https://mp.weixin.qq.com/s?__biz=MjM5MTg2OTg4Nw==&mid=2655926987&idx=2&sn=2df53cbeae440ec319dad1d3658d3112&chksm=bd14641b8a63ed0dc6258c171b5f4ba58afbec6e302eb4d0...; QWE4562009 Integrated technical exchanges

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components