EEWORLDEEWORLDEEWORLD

Part Number

Search

TSM-106-01-P-DH

Description
Board Connector, 12 Contact(s), 2 Row(s), Male, Right Angle, Surface Mount Terminal,
CategoryThe connector    The connector   
File Size169KB,1 Pages
ManufacturerSAMTEC
Websitehttp://www.samtec.com/
Download Datasheet Parametric View All

TSM-106-01-P-DH Overview

Board Connector, 12 Contact(s), 2 Row(s), Male, Right Angle, Surface Mount Terminal,

TSM-106-01-P-DH Parametric

Parameter NameAttribute value
MakerSAMTEC
Reach Compliance Codecompliant
ECCN codeEAR99
body width0.24 inch
subject depth0.41 inch
body length0.6 inch
Connector typeBOARD CONNECTOR
Contact to complete cooperationGOLD FLASH OVER PALLADIUM NICKEL
Contact completed and terminatedGold Flash (Au) - with Palladium/Nickel (Pd/Ni) barrier
Contact point genderMALE
Contact materialNOT SPECIFIED
contact modeRECTANGULAR
Contact styleSQ PIN-SKT
DIN complianceNO
Filter functionNO
IEC complianceNO
Insulator colorBLACK
MIL complianceNO
Plug contact pitch0.1 inch
Match contact row spacing0.1 inch
Mixed contactsNO
Installation methodRIGHT ANGLE
Installation typeBOARD
Number of connectorsONE
PCB row number2
Number of rows loaded2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
OptionsGENERAL PURPOSE
PCB contact patternRECTANGULAR
PCB contact row spacing4.191 mm
Plating thicknessFLASH inch
reliabilityCOMMERCIAL
Terminal pitch2.54 mm
Termination typeSURFACE MOUNT
Total number of contacts12
About USB2.0 plug-in and switch
Can I use a high-speed analog switch such as TS3USB31 to switch DM/DP? According to the 3.0 protocol, the complete insertion/removal process needs to detect the VBus timing, and if only the data line ...
Ejack1979 Integrated technical exchanges
[Atria AT32WB415 Series Bluetooth BLE 5.0 MCU] + Bluetooth communication
[Atria AT32WB415 Series Bluetooth BLE 5.0 MCU] + Bluetooth communicationBluetooth BLE Application NotesAfter checking the official website, I found the Bluetooth manual and started to learn and unders...
雨夜很凉快 RF/Wirelessly
xilinx vivado xdc constraint syntax
1. Purpose of Constraints Introduce the principle of FPGA constraints, understand that the purpose of constraints is to serve the design, to ensure that the design meets the timing requirements, and t...
zxopenljx EE_FPGA Learning Park
[AT-START-F403A Evaluation] VI. FreeRTOS system based on IAR security library (sLib) secondary development mode practice
[i=s]This post was last edited by uuxz99 on 2020-10-22 21:47[/i]In the process of implementing the slib function in the previous evaluation, due to the IAR crash problem, a compromise method was used ...
uuxz99 Domestic Chip Exchange
About the 2021 E-Sports Championship
[i=s]This post was last edited by Jacktang on 2021-8-9 08:26[/i]1. Notice on the designated devices for the sponsors of the 2021 TI Cup National Undergraduate Electronic Design Competition2. To ensure...
Jacktang Electronics Design Contest

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号