EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

CSC3280F

Description
Power Bipolar Transistor, 12A I(C), 1-Element, NPN, Silicon, Plastic/Epoxy, 3 Pin
CategoryDiscrete semiconductor    The transistor   
File Size86KB,2 Pages
ManufacturerCDIL[Continental Device India Pvt. Ltd.]
Environmental Compliance
Download Datasheet Parametric Compare View All

CSC3280F Overview

Power Bipolar Transistor, 12A I(C), 1-Element, NPN, Silicon, Plastic/Epoxy, 3 Pin

CSC3280F Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?conform to
MakerCDIL[Continental Device India Pvt. Ltd.]
package instructionFLANGE MOUNT, R-PSFM-T3
Reach Compliance Codecompliant
Shell connectionISOLATED
Maximum collector current (IC)12 A
ConfigurationSINGLE
Minimum DC current gain (hFE)28
JESD-30 codeR-PSFM-T3
JESD-609 codee0
Number of components1
Number of terminals3
Package body materialPLASTIC/EPOXY
Package shapeRECTANGULAR
Package formFLANGE MOUNT
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Polarity/channel typeNPN
Maximum power dissipation(Abs)90 W
Certification statusNot Qualified
surface mountNO
Terminal formTHROUGH-HOLE
Terminal locationSINGLE
Maximum time at peak reflow temperatureNOT SPECIFIED
Transistor component materialsSILICON
Nominal transition frequency (fT)30 MHz

CSC3280F Related Products

CSC3280F BU908F CSA1301RF TIP141F CSD1047F
Description Power Bipolar Transistor, 12A I(C), 1-Element, NPN, Silicon, Plastic/Epoxy, 3 Pin Power Bipolar Transistor, 8A I(C), 1-Element, NPN, Silicon, Plastic/Epoxy, 3 Pin Power Bipolar Transistor, 12A I(C), 1-Element, PNP, Silicon, Plastic/Epoxy, 3 Pin Power Bipolar Transistor, 10A I(C), 1-Element, NPN, Silicon, Plastic/Epoxy, 3 Pin, Power Bipolar Transistor, 12A I(C), 1-Element, NPN, Silicon, Plastic/Epoxy, 3 Pin
Is it lead-free? Contains lead Contains lead Contains lead Contains lead Contains lead
Is it Rohs certified? conform to conform to conform to conform to conform to
Maker CDIL[Continental Device India Pvt. Ltd.] CDIL[Continental Device India Pvt. Ltd.] CDIL[Continental Device India Pvt. Ltd.] CDIL[Continental Device India Pvt. Ltd.] CDIL[Continental Device India Pvt. Ltd.]
package instruction FLANGE MOUNT, R-PSFM-T3 FLANGE MOUNT, R-PSFM-T3 FLANGE MOUNT, R-PSFM-T3 FLANGE MOUNT, R-PSFM-T3 FLANGE MOUNT, R-PSFM-T3
Reach Compliance Code compliant compliant compliant compliant compliant
Shell connection ISOLATED ISOLATED ISOLATED ISOLATED ISOLATED
Maximum collector current (IC) 12 A 8 A 12 A 10 A 12 A
Configuration SINGLE SINGLE SINGLE SINGLE SINGLE
JESD-30 code R-PSFM-T3 R-PSFM-T3 R-PSFM-T3 R-PSFM-T3 R-PSFM-T3
Number of components 1 1 1 1 1
Number of terminals 3 3 3 3 3
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form FLANGE MOUNT FLANGE MOUNT FLANGE MOUNT FLANGE MOUNT FLANGE MOUNT
Peak Reflow Temperature (Celsius) NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
Polarity/channel type NPN NPN PNP NPN NPN
Maximum power dissipation(Abs) 90 W 34 W 90 W 60 W 90 W
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
surface mount NO NO NO NO NO
Terminal form THROUGH-HOLE THROUGH-HOLE THROUGH-HOLE THROUGH-HOLE THROUGH-HOLE
Terminal location SINGLE SINGLE SINGLE SINGLE SINGLE
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
Transistor component materials SILICON SILICON SILICON SILICON SILICON
Minimum DC current gain (hFE) 28 - 28 500 20
JESD-609 code e0 e0 e0 - e0
Nominal transition frequency (fT) 30 MHz 7 MHz 30 MHz - 15 MHz
[RISC-V] Domestic IDE MRS V1.50+JLink! GD32VF103 development practice
[i=s]This post was last edited by Moiiiiilter on 2021-7-16 11:14[/i]Previously, the onboard LINK debugging and downloading of GD32VF103C_START felt very slow. Recently, I found that the latest V1.50 v...
Moiiiiilter Domestic Chip Exchange
28335 Clock, peripheral and register configuration
1. Clock generation process The external clock or external crystal oscillator provides the clock source OSCCLK to the F28335, enabling the on-chip PLL circuit of the F28335. The PLL circuit multiplies...
Jacktang Microcontroller MCU
The problem of too small spacing between chip leads in AD
[i=s]This post was last edited by yjguohua on 2019-2-20 10:00[/i] [color=#001000][backcolor=rgb(255, 255, 255)]Because the chip pin spacing is less than 10mil, the pad lead spacing is too small, and a...
yjguohua PCB Design
ARM+DSP+IPU heterogeneous multi-core processors communicate between cores through IPC components
##ARM+DSP+IPU heterogeneous multi-core processors communicate between cores through IPC components###1. IPC inter-core communication IPC (Inter-Processor Communication) provides an API that is indepen...
bqgup Innovation Lab
What is overshoot? How to solve the problem of overshoot in high-speed circuit signals
1. What is overshoot?   When a faster signal drives a longer trace and there is no effective matching in the trace topology, overshoot often occurs. The main problem caused by overshoot is that the "1...
fish001 Analogue and Mixed Signal
"Operational Amplifier Parameter Analysis and LTspice Application Simulation" 3. Chapter 2 Phase Margin
I have never heard of phase margin, because the op amp circuits I have come into contact with do not have capacitors. They are all simple circuits. Now I think about it and I feel a little scared. I t...
ddllxxrr Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号