74LVC2G02GD datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> 74LVC2G02GD

74LVC2G02GD: DescriptionDual 2-input NOR gate; Categorylogic logic; File Size81KB，16 Pages; ManufacturerNXP; Websitehttps://www.nxp.com; Environmental Compliance

Download Datasheet Parametric Compare View All

74LVC2G02GD Overview

Dual 2-input NOR gate

74LVC2G02GD Parametric

Parameter Name	Attribute value
Source Url Status Check Date	2013-06-14 00:00:00
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	NXP
Parts packaging code	SON
package instruction	3 X 2 MM, 0.50 MM HEIGHT, 0.50 MM PITCH, PLASTIC, SOT996-2, SON-8
Contacts	8
Reach Compliance Code	compli
series	LVC/LCX/Z
JESD-30 code	R-PDSO-N8
JESD-609 code	e4
length	3 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	NOR GATE
MaximumI(ol)	0.024 A
Humidity sensitivity level	1
Number of functions	2
Number of entries	2
Number of terminals	8
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	VSON
Encapsulate equivalent code	SOLCC8,.11,20
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, VERY THIN PROFILE
method of packing	TAPE AND REEL
Peak Reflow Temperature (Celsius)	260
power supply	3.3 V
Prop。Delay @ Nom-Su	6.2 ns
propagation delay (tpd)	11.2 ns
Certification status	Not Qualified
Schmitt trigger	NO
Maximum seat height	0.5 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	1.65 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	AUTOMOTIVE
Terminal surface	NICKEL PALLADIUM GOLD
Terminal form	NO LEAD
Terminal pitch	0.5 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	30
width	2 mm

74LVC2G02GD Related Products

	74LVC2G02GD	74LVC2G02	74LVC2G02GT	74LVC2G02DC	74LVC2G02_08	74LVC2G02DP	74LVC2G02GM
Description	Dual 2-input NOR gate	Dual 2-input NOR gate	Dual 2-input NOR gate	Dual 2-input NOR gate	Dual 2-input NOR gate	Dual 2-input NOR gate	Dual 2-input NOR gate
Is it Rohs certified?	conform to	-	conform to	conform to	-	conform to	conform to
Maker	NXP	-	NXP	NXP	-	NXP	NXP
Parts packaging code	SON	-	SON	TSSOP	-	SOIC	QFN
package instruction	3 X 2 MM, 0.50 MM HEIGHT, 0.50 MM PITCH, PLASTIC, SOT996-2, SON-8	-	1 X 1.95 MM, 0.50 MM HEIGHT, 0.50 MM PITCH, PLASTIC, MO-252, SOT833-1, SON-8	2.30 MM, PLASTIC, MO-187, SOT765-1, VSSOP-8	-	3 MM, PLASTIC, SOT505-2, TSSOP-8	1.60 X 1.60 MM, 0.50 MM HEIGHT, 0.50 MM PITCH, PLASTIC, MO-255, SOT902-1, QFN-8
Contacts	8	-	8	8	-	8	8
Reach Compliance Code	compli	-	compli	compli	-	compli	compli
series	LVC/LCX/Z	-	LVC/LCX/Z	LVC/LCX/Z	-	LVC/LCX/Z	LVC/LCX/Z
JESD-30 code	R-PDSO-N8	-	R-PDSO-N8	R-PDSO-G8	-	S-PDSO-G8	S-PQCC-N8
JESD-609 code	e4	-	e3	e4	-	e4	e4
length	3 mm	-	1.95 mm	2.3 mm	-	3 mm	1.6 mm
Load capacitance (CL)	50 pF	-	50 pF	50 pF	-	50 pF	50 pF
Logic integrated circuit type	NOR GATE	-	NOR GATE	NOR GATE	-	NOR GATE	NOR GATE
MaximumI(ol)	0.024 A	-	0.024 A	0.024 A	-	0.024 A	0.024 A
Humidity sensitivity level	1	-	1	1	-	1	1
Number of functions	2	-	2	2	-	2	2
Number of entries	2	-	2	2	-	2	2
Number of terminals	8	-	8	8	-	8	8
Maximum operating temperature	125 °C	-	125 °C	125 °C	-	125 °C	125 °C
Minimum operating temperature	-40 °C	-	-40 °C	-40 °C	-	-40 °C	-40 °C
Package body material	PLASTIC/EPOXY	-	PLASTIC/EPOXY	PLASTIC/EPOXY	-	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	VSON	-	VSON	VSSOP	-	TSSOP	HVQCCN
Encapsulate equivalent code	SOLCC8,.11,20	-	SOLCC8,.04,20	TSSOP8,.12,20	-	TSSOP8,.16	LCC8,.06SQ,20
Package shape	RECTANGULAR	-	RECTANGULAR	RECTANGULAR	-	SQUARE	SQUARE
Package form	SMALL OUTLINE, VERY THIN PROFILE	-	SMALL OUTLINE, VERY THIN PROFILE	SMALL OUTLINE, VERY THIN PROFILE, SHRINK PITCH	-	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
method of packing	TAPE AND REEL	-	TAPE AND REEL	TAPE AND REEL	-	TAPE AND REEL	TAPE AND REEL
Peak Reflow Temperature (Celsius)	260	-	260	260	-	260	260
power supply	3.3 V	-	3.3 V	3.3 V	-	3.3 V	3.3 V
Prop。Delay @ Nom-Su	6.2 ns	-	6.2 ns	6.2 ns	-	6.2 ns	6.2 ns
propagation delay (tpd)	11.2 ns	-	11.2 ns	11.2 ns	-	11.2 ns	11.2 ns
Certification status	Not Qualified	-	Not Qualified	Not Qualified	-	Not Qualified	Not Qualified
Schmitt trigger	NO	-	NO	NO	-	NO	NO
Maximum seat height	0.5 mm	-	0.5 mm	1 mm	-	1.1 mm	0.5 mm
Maximum supply voltage (Vsup)	5.5 V	-	5.5 V	5.5 V	-	5.5 V	5.5 V
Minimum supply voltage (Vsup)	1.65 V	-	1.65 V	1.65 V	-	1.65 V	1.65 V
Nominal supply voltage (Vsup)	3.3 V	-	3.3 V	3.3 V	-	3.3 V	3.3 V
surface mount	YES	-	YES	YES	-	YES	YES
technology	CMOS	-	CMOS	CMOS	-	CMOS	CMOS
Temperature level	AUTOMOTIVE	-	AUTOMOTIVE	AUTOMOTIVE	-	AUTOMOTIVE	AUTOMOTIVE
Terminal surface	NICKEL PALLADIUM GOLD	-	Tin (Sn)	NICKEL PALLADIUM GOLD	-	NICKEL PALLADIUM GOLD	NICKEL PALLADIUM GOLD
Terminal form	NO LEAD	-	NO LEAD	GULL WING	-	GULL WING	NO LEAD
Terminal pitch	0.5 mm	-	0.5 mm	0.5 mm	-	0.65 mm	0.5 mm
Terminal location	DUAL	-	DUAL	DUAL	-	DUAL	QUAD
Maximum time at peak reflow temperature	30	-	30	30	-	30	30
width	2 mm	-	1 mm	2 mm	-	3 mm	1.6 mm

Recommended Resources

Sony laptop memory power supply circuit (SC486)

Series switching power supply circuit composed of CW3524 04

Inductive proximity switch circuit

Stepless speed regulation system circuit composed of proportional and integral regulator

Four parallel LED flashers

Simple audio recorder power circuit

The concept and basic principle of PWM "dead zone": [size=4] Dead zone means that after the upper half bridge is turned off, the lower half bridge is turned on after a delay of a period of time, or after the lower half bridge is turned off, the upper h...; qwqwqw2088 Analogue and Mixed Signal

Effects of Improper Use of Derived Clocks on Logic Timing: After the project code is compiled, the following information is printed: Info: Clock "CLK48M" has Internalfmax of 67.47 MHz between source register "GLUE_LGC:glue|MCLK" and destination register "img_...; Jacktang DSP and ARM Processors

Consulting on segment LCD issues: That is, the address of SEG0 and SEG1 is 00H. If I want to light up all segments of 5, but the upper four bits of 5 are at address 04H, and the lower four bits are at address 05H. It is inconvenient t...; 一百年后的自己 51mcu

Oscilloscope measurement of automotive LIN bus signal and waveform analysis: In addition to the CAN communication method, there is another low-cost communication method in automotive network communication - the LIN system. Its English name is "Local Interconnect Network". The ...; Micsig麦科信 Automotive Electronics

Audio encoding and decoding principles: [size=4] DTS (Decoding Timestamp) and PTS (Presentation Timestamp) are timestamps relative to SCR (System Reference) when the decoder decodes and displays a frame, respectively. SCR can be understood ...; fish001 Analogue and Mixed Signal

Southchip SC8905 evaluation board free evaluation, supports charging and discharging bidirectional operation: As a rising star in China's power supply industry, Shanghai Nanxin has launched China's first full range of buck-boost battery power solutions, competing with established manufacturers such as Lingte ...; okhxyyo Domestic Chip Exchange

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components